A low-power vector processor using logarithmic arithmetic for handheld 3d graphics systems

Byeong-Gyu Nam, H. Yoo
{"title":"A low-power vector processor using logarithmic arithmetic for handheld 3d graphics systems","authors":"Byeong-Gyu Nam, H. Yoo","doi":"10.1109/ESSCIRC.2007.4430286","DOIUrl":null,"url":null,"abstract":"A low-power, high-performance 4-way 32-bit vector processor is developed for handheld 3D graphics systems. It contains a floating-point unified matrix, vector, and elementary function unit. By utilizing the logarithmic arithmetic, the unit achieves single-cycle throughput for all these operations except for the matrix-vector multiplication with 2-cycle throughput. The processor featured by this function unit, cascaded integer-float datapath, reconfiguration of datapath, operand forwarding in logarithmic domain, and vertex cache takes 9.7 mm2 in 0.18 mum CMOS technology and achieves 141 Mvertices/s for geometry transformation and 12.1 Mvertices/s for OpenGL transformation and lighting at 200 MHz with 86.6 mW power consumption.","PeriodicalId":121828,"journal":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","volume":"239 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2007.4430286","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A low-power, high-performance 4-way 32-bit vector processor is developed for handheld 3D graphics systems. It contains a floating-point unified matrix, vector, and elementary function unit. By utilizing the logarithmic arithmetic, the unit achieves single-cycle throughput for all these operations except for the matrix-vector multiplication with 2-cycle throughput. The processor featured by this function unit, cascaded integer-float datapath, reconfiguration of datapath, operand forwarding in logarithmic domain, and vertex cache takes 9.7 mm2 in 0.18 mum CMOS technology and achieves 141 Mvertices/s for geometry transformation and 12.1 Mvertices/s for OpenGL transformation and lighting at 200 MHz with 86.6 mW power consumption.
一个低功耗的矢量处理器,使用对数算法的手持式三维图形系统
为手持式3D图形系统开发了一种低功耗、高性能的4路32位矢量处理器。它包含一个浮点统一矩阵、向量和初等函数单元。通过利用对数算法,该单元实现了所有这些操作的单周期吞吐量,除了具有2周期吞吐量的矩阵向量乘法。该功能单元的处理器、级联整数浮点数据路径、数据路径重构、对数域操作数转发和顶点缓存在0.18 mm CMOS技术下占用9.7 mm2,在200 MHz下实现几何变换141 Mvertices/s, OpenGL变换和光照12.1 Mvertices/s,功耗86.6 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信