An improved interlevel dielectric process for submicron double-level metal products

S. Pennington, S. Luce, D.P. Hallock
{"title":"An improved interlevel dielectric process for submicron double-level metal products","authors":"S. Pennington, S. Luce, D.P. Hallock","doi":"10.1109/VMIC.1989.77994","DOIUrl":null,"url":null,"abstract":"An improved interlevel dielectric (ILD) deposition process is presented for submicron double-level metal products that use a multichamber tool capable of doing both CVD film deposition and etching. This multistep, multitool process has now been integrated into a single cassette-to-cassette operation. By using both plasma-enhanced and thermal CVD TEOS oxide films together with argon sputtering and anisotropic oxide etching, an effective low-temperature, void-free interlevel dielectric is formed in a manner that also reduces wafer handling and process queuing time.<<ETX>>","PeriodicalId":302853,"journal":{"name":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VMIC.1989.77994","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

An improved interlevel dielectric (ILD) deposition process is presented for submicron double-level metal products that use a multichamber tool capable of doing both CVD film deposition and etching. This multistep, multitool process has now been integrated into a single cassette-to-cassette operation. By using both plasma-enhanced and thermal CVD TEOS oxide films together with argon sputtering and anisotropic oxide etching, an effective low-temperature, void-free interlevel dielectric is formed in a manner that also reduces wafer handling and process queuing time.<>
一种改进的亚微米双级金属制品的层间介电工艺
提出了一种改进的层间介电沉积(ILD)工艺,用于亚微米双级金属产品,该工艺使用多室工具,既能进行CVD膜沉积,又能进行蚀刻。这种多步骤、多工具的过程现在已集成到单个磁带到磁带的操作中。通过使用等离子体增强和热CVD TEOS氧化膜以及氩气溅射和各向异性氧化物蚀刻,形成了有效的低温,无空隙的层间介电体,同时也减少了晶圆处理和工艺排队时间
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信