Towards virtual prototyping of synchronous real-time systems on noc-based MPSoCs

Razi Seyyedi, M. T. Mohammadat, Maher Fakih, Kim Grüttner, Johnny Öberg, Duncan Graham
{"title":"Towards virtual prototyping of synchronous real-time systems on noc-based MPSoCs","authors":"Razi Seyyedi, M. T. Mohammadat, Maher Fakih, Kim Grüttner, Johnny Öberg, Duncan Graham","doi":"10.1109/SIES.2017.7993375","DOIUrl":null,"url":null,"abstract":"NoC-based designs provide a scalable and flexible communication solution for the rising number of processing cores on a single chip. To master the complexity of the software design in such a NoC-based multi-core architecture, advanced incremental integration testing solutions are required. This work presents a virtual platform based software testing and debugging approach for a synchronous application model on a NoC-based designs provide a scalable and flexible communication solution for the rising number of processing cores on a single chip. To master the complexity of the software design in such a NoC-based multi-core architecture, advanced incremental integration testing solutions are required. This work presents a virtual platform based software testing and debugging approach for a synchronous application model on a 2x2 NoC-based MPSoC. We propose a development approach and a test environment that exploits the time approximation within Imperas OVP instruction accurate simulator and a functional model of the Nostrum NoC, for both software instructions and hardware clock cycles at larger time stamps called Quantum that does not sacrifice functional correctness. The functional testing environment runs the target software without running it on the real hardware platform. With the help of Nostrum NoC we can support a synchronous system execution that is reasonably fast and precise with respect to a global synchronization signal, called HeartBeat. As work in progress, this work also discusses several possible timing refinement and their possible implication on the simulation semantics and performance and how it is tackled in the future work. NoC-based MPSoC. We propose a development approach and a test environment that exploits the time approximation within Imperas OVP instruction accurate simulator and a functional model of the Nostrum NoC, for both software instructions and hardware clock cycles at larger time stamps called Quantum that does not sacrifice functional correctness. The functional testing environment runs the target software without running it on the real hardware platform. With the help of Nostrum NoC we can support a synchronous system execution that is reasonably fast and precise with respect to a global synchronization signal, called HeartBeat. As work in progress, this work also discusses several possible timing refinement and their possible implication on the simulation semantics and performance and how it is tackled in the future work.","PeriodicalId":262681,"journal":{"name":"2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)","volume":"511 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIES.2017.7993375","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

NoC-based designs provide a scalable and flexible communication solution for the rising number of processing cores on a single chip. To master the complexity of the software design in such a NoC-based multi-core architecture, advanced incremental integration testing solutions are required. This work presents a virtual platform based software testing and debugging approach for a synchronous application model on a NoC-based designs provide a scalable and flexible communication solution for the rising number of processing cores on a single chip. To master the complexity of the software design in such a NoC-based multi-core architecture, advanced incremental integration testing solutions are required. This work presents a virtual platform based software testing and debugging approach for a synchronous application model on a 2x2 NoC-based MPSoC. We propose a development approach and a test environment that exploits the time approximation within Imperas OVP instruction accurate simulator and a functional model of the Nostrum NoC, for both software instructions and hardware clock cycles at larger time stamps called Quantum that does not sacrifice functional correctness. The functional testing environment runs the target software without running it on the real hardware platform. With the help of Nostrum NoC we can support a synchronous system execution that is reasonably fast and precise with respect to a global synchronization signal, called HeartBeat. As work in progress, this work also discusses several possible timing refinement and their possible implication on the simulation semantics and performance and how it is tackled in the future work. NoC-based MPSoC. We propose a development approach and a test environment that exploits the time approximation within Imperas OVP instruction accurate simulator and a functional model of the Nostrum NoC, for both software instructions and hardware clock cycles at larger time stamps called Quantum that does not sacrifice functional correctness. The functional testing environment runs the target software without running it on the real hardware platform. With the help of Nostrum NoC we can support a synchronous system execution that is reasonably fast and precise with respect to a global synchronization signal, called HeartBeat. As work in progress, this work also discusses several possible timing refinement and their possible implication on the simulation semantics and performance and how it is tackled in the future work.
基于noc的mpsoc同步实时系统虚拟样机研究
基于noc的设计为单个芯片上不断增加的处理核心数量提供了可扩展和灵活的通信解决方案。要掌握这种基于cpu的多核架构中软件设计的复杂性,需要先进的增量集成测试解决方案。这项工作提出了一种基于虚拟平台的软件测试和调试方法,用于基于noc的同步应用模型设计,为单个芯片上不断增加的处理内核数量提供了可扩展和灵活的通信解决方案。要掌握这种基于cpu的多核架构中软件设计的复杂性,需要先进的增量集成测试解决方案。本文提出了一种基于虚拟平台的软件测试和调试方法,用于2x2基于noc的MPSoC上的同步应用模型。我们提出了一种开发方法和测试环境,利用Imperas OVP指令精确模拟器中的时间近似和Nostrum NoC的功能模型,用于软件指令和硬件时钟周期在称为Quantum的更大时间戳上,而不会牺牲功能正确性。功能测试环境运行的是目标软件,而不是在真实的硬件平台上运行。在Nostrum NoC的帮助下,我们可以支持一个同步系统执行,相对于一个称为HeartBeat的全球同步信号来说,它是相当快速和精确的。随着工作的进行,本工作还讨论了几种可能的时间优化及其对仿真语义和性能的可能影响,以及如何在未来的工作中解决它。NoC-based MPSoC。我们提出了一种开发方法和测试环境,利用Imperas OVP指令精确模拟器中的时间近似和Nostrum NoC的功能模型,用于软件指令和硬件时钟周期在称为Quantum的更大时间戳上,而不会牺牲功能正确性。功能测试环境运行的是目标软件,而不是在真实的硬件平台上运行。在Nostrum NoC的帮助下,我们可以支持一个同步系统执行,相对于一个称为HeartBeat的全球同步信号来说,它是相当快速和精确的。随着工作的进行,本工作还讨论了几种可能的时间优化及其对仿真语义和性能的可能影响,以及如何在未来的工作中解决它。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信