Optimal voltages and sizing for low power [CMOS VLSI]

Abstract

We provide analytical "back of the envelope" calculations for the choice of optimal supply and threshold voltages and sizing for minimum energy-delay product. Based on such calculations we then show that a circuit design style with separate logic and buffer stages offers a better energy-delay product in the presence of interconnect parasitics.