Generalized Discrete Event Specifications of logic gates

Abstract

In this paper, it is shown how the Generalized Discrete Event Specification paradigm can be advantageously used for logic gate modeling and simulation. The proposed approach is based on the use of piecewise-linear approximations for the representations of logic gates. It is noticed that the modeling part is independent from the simulation one.