Single-clock, single-latch, scan design

Abstract

This paper describes a new scan design that uses the same clock for both scan and functional mode. A test made signal distinguishes between normal and test operations. This new design enjoys savings in circuits, pins, test time, and also enjoys the benefits of a high-speed scan capability.