An architecture for a verilog hardware accelerator

Abstract

An architecture of a verilog hardware accelerator is presented. In addition to logic simulation using discrete event simulation in hardware, other aspects of the verilog language, including behavioral simulation, module path delays, and timing checks are addressed in the context of a hardware accelerator.