H. Kawamoto, Y. Yamaguchi, S. Shimizu, K. Ohishi, N. Tanimura, T. Yasui
{"title":"A 288Kb CMOS pseudo SRAM","authors":"H. Kawamoto, Y. Yamaguchi, S. Shimizu, K. Ohishi, N. Tanimura, T. Yasui","doi":"10.1109/ISSCC.1984.1156683","DOIUrl":null,"url":null,"abstract":"This paper will report on an externally nonclocked 32K×9b PSRAM that employs an N channel dynamic transistor cell, 6.8μm<tex>× 13.6μ</tex>m, with 5.58mm × 9.86mm die size.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1984.1156683","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
Abstract
This paper will report on an externally nonclocked 32K×9b PSRAM that employs an N channel dynamic transistor cell, 6.8μm× 13.6μm, with 5.58mm × 9.86mm die size.