Silicon integrated nanophotonics for on-chip optical interconnects

Y. Vlasov, W. Green, S. Assefa, J. Van Campenhout, Young-Hee Kim, F. Xia
{"title":"Silicon integrated nanophotonics for on-chip optical interconnects","authors":"Y. Vlasov, W. Green, S. Assefa, J. Van Campenhout, Young-Hee Kim, F. Xia","doi":"10.1109/GROUP4.2008.4638151","DOIUrl":null,"url":null,"abstract":"As multi-core microprocessor architectures continue to evolve as a promising platform for high-performance computing, an additional set of challenges emerges for the global interconnects between distant cores. In particular, the limited throughput and large power consumption of electrical copper interconnects are becoming dominant factors limiting the continued scaling of processor performance. One promising solution is to complement conventional global interconnects with a CMOS-compatible intra-chip optical network, based on silicon-on-insulator (SOI) photonic integrated circuits. We will review recent results on silicon nanophotonic circuits based on SOI photonic wires and photonic crystals. Silicon nanophotonic devices have immense capacity for low-loss, high-bandwidth data transmission, and can confine light within sub-micron dimensions, enabling the design of ultra-compact optical devices for all necessary functions within such optical networks. While the bandwidth and power consumption advantages of SOI optical interconnects are potentially immense, ensuring the performance of chip-scale networks places stringent requirements upon the control of the manufacturing process, and its influence upon the operation of individual optical components. We will present recent work on the design, fabrication, and demonstration of various passive and electrooptic devices required for high speed optical interconnect applications, including high-order WDM optical filters, modulators, and switches.","PeriodicalId":210345,"journal":{"name":"2008 5th IEEE International Conference on Group IV Photonics","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 5th IEEE International Conference on Group IV Photonics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GROUP4.2008.4638151","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

As multi-core microprocessor architectures continue to evolve as a promising platform for high-performance computing, an additional set of challenges emerges for the global interconnects between distant cores. In particular, the limited throughput and large power consumption of electrical copper interconnects are becoming dominant factors limiting the continued scaling of processor performance. One promising solution is to complement conventional global interconnects with a CMOS-compatible intra-chip optical network, based on silicon-on-insulator (SOI) photonic integrated circuits. We will review recent results on silicon nanophotonic circuits based on SOI photonic wires and photonic crystals. Silicon nanophotonic devices have immense capacity for low-loss, high-bandwidth data transmission, and can confine light within sub-micron dimensions, enabling the design of ultra-compact optical devices for all necessary functions within such optical networks. While the bandwidth and power consumption advantages of SOI optical interconnects are potentially immense, ensuring the performance of chip-scale networks places stringent requirements upon the control of the manufacturing process, and its influence upon the operation of individual optical components. We will present recent work on the design, fabrication, and demonstration of various passive and electrooptic devices required for high speed optical interconnect applications, including high-order WDM optical filters, modulators, and switches.
用于片上光学互连的硅集成纳米光子学
随着多核微处理器架构作为高性能计算的一个有前途的平台不断发展,远程核心之间的全球互连出现了一系列额外的挑战。特别是,电铜互连的有限吞吐量和大功耗正在成为限制处理器性能持续扩展的主要因素。一个很有前景的解决方案是利用基于绝缘体上硅(SOI)光子集成电路的cmos兼容芯片内光网络来补充传统的全球互连。本文综述了基于SOI光子线和光子晶体的硅纳米光子电路的最新研究成果。硅纳米光子器件具有低损耗、高带宽数据传输的巨大容量,并且可以将光限制在亚微米尺寸内,从而可以在这种光网络中设计出具有所有必要功能的超紧凑光学器件。虽然SOI光互连的带宽和功耗优势可能是巨大的,但确保芯片级网络的性能对制造过程的控制及其对单个光元件运行的影响提出了严格的要求。我们将介绍高速光互连应用所需的各种无源和电光器件的设计,制造和演示的最新工作,包括高阶WDM光滤波器,调制器和开关。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信