Suppression of switching loss dependence on charge imbalance of superjunction MOSFET

Hiroaki Yamashita, Hideyuki Ura, S. Ono, M. Nashiki, Kenji Mii, W. Saito, J. Onodera, Y. Hokomoto
{"title":"Suppression of switching loss dependence on charge imbalance of superjunction MOSFET","authors":"Hiroaki Yamashita, Hideyuki Ura, S. Ono, M. Nashiki, Kenji Mii, W. Saito, J. Onodera, Y. Hokomoto","doi":"10.1109/ISPSD.2015.7123475","DOIUrl":null,"url":null,"abstract":"We discuss switching behavior of superjunction (SJ)-MOSFETs in terms of interaction between MOS gate structure and charge imbalance (CIB) of SJ structure. Resistive load switching behavior of SJ-MOSFET was analyzed by device simulation. CIB changes the gate voltage transient behavior between gate threshold voltage and gate plateau voltage via modification of the potential near the gate. We found key parameter which determines the effect of MOS structure and layout upon loss, and indicated robust MOS gate design and layout from the perspective of switching loss. Finally, we confirmed the conclusion by experiment.","PeriodicalId":289196,"journal":{"name":"2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","volume":"66 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2015.7123475","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We discuss switching behavior of superjunction (SJ)-MOSFETs in terms of interaction between MOS gate structure and charge imbalance (CIB) of SJ structure. Resistive load switching behavior of SJ-MOSFET was analyzed by device simulation. CIB changes the gate voltage transient behavior between gate threshold voltage and gate plateau voltage via modification of the potential near the gate. We found key parameter which determines the effect of MOS structure and layout upon loss, and indicated robust MOS gate design and layout from the perspective of switching loss. Finally, we confirmed the conclusion by experiment.
超结MOSFET电荷不平衡对开关损耗的抑制
从MOS栅结构与SJ结构的电荷不平衡(CIB)相互作用的角度讨论了超结- mosfet的开关行为。通过器件仿真分析了SJ-MOSFET的阻性负载开关特性。CIB通过改变栅极附近的电位来改变栅极电压在栅极阈值电压和栅极平台电压之间的瞬态行为。我们找到了决定MOS结构和布局对损耗影响的关键参数,并从开关损耗的角度提出了稳健的MOS栅极设计和布局。最后,通过实验对结论进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信