Packaging alternatives for high lead count, fine pitch, surface mount technology

R. Chroneos, D. Mallik, S. Prough
{"title":"Packaging alternatives for high lead count, fine pitch, surface mount technology","authors":"R. Chroneos, D. Mallik, S. Prough","doi":"10.1109/IEMT.1991.279773","DOIUrl":null,"url":null,"abstract":"It is noted that fine pitch SMT (surface mount technology) components potentially offer substantial benefits for cost, performance, and miniaturization in assembly of high integration, high lead count ICs in portable electronic systems. However, several issues involving component handling, solder process, rework, and reliability concerns must first be overcome. It is noted that a variety of packaging alternatives exist today for surface mount high leadcount components. Any choice must address these surface mount issues as well as the requirements of next-generation highly integrated, high-performance IC devices. Details of various packaging alternatives are discussed.<<ETX>>","PeriodicalId":127257,"journal":{"name":"[1991 Proceedings] Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-09-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1991 Proceedings] Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1991.279773","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

It is noted that fine pitch SMT (surface mount technology) components potentially offer substantial benefits for cost, performance, and miniaturization in assembly of high integration, high lead count ICs in portable electronic systems. However, several issues involving component handling, solder process, rework, and reliability concerns must first be overcome. It is noted that a variety of packaging alternatives exist today for surface mount high leadcount components. Any choice must address these surface mount issues as well as the requirements of next-generation highly integrated, high-performance IC devices. Details of various packaging alternatives are discussed.<>
封装替代高引脚数,细间距,表面贴装技术
值得注意的是,细间距SMT(表面贴装技术)组件在便携式电子系统中高集成度、高引脚数集成电路的组装方面具有潜在的成本、性能和小型化优势。然而,涉及组件处理,焊接工艺,返工和可靠性问题的几个问题必须首先克服。值得注意的是,目前存在多种表面贴装高导联元件的封装替代品。任何选择都必须解决这些表面贴装问题以及下一代高集成高性能IC器件的要求。讨论了各种包装替代品的细节
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信