Research on high resolution and high frame rate image de-distortion algorithm based on FPGA

Yuankai Zeng, Feng Xu, Yunxing Gong, Sijie Huang
{"title":"Research on high resolution and high frame rate image de-distortion algorithm based on FPGA","authors":"Yuankai Zeng, Feng Xu, Yunxing Gong, Sijie Huang","doi":"10.1109/ITNEC56291.2023.10082176","DOIUrl":null,"url":null,"abstract":"In order to realize real-time and high-speed distortion removal of camera images, a new improved high resolution and high frame rate image distortion based on FPGA is proposed. The traditional method uses four random access memory (RAM) to buffer the distorted image respectively, and then remaps it with the double rate synchronous dynamic random access memory (DDR), which will cause the system to be unable to process high-resolution images at high frame rates. A new RAM buffer architecture and an interpolation module more suitable for Field Programmable Gate Array (FPGA) implementation are proposed, which can improve the system’s ability to process high-speed and high-resolution distorted images in real time within the acceptable range of resources. Compared with the traditional FPGA de-distortion algorithm, the proposed method can de-distortion with the frame rate of 100 fps and the resolution of 3072 x 2048 x 8bit.","PeriodicalId":218770,"journal":{"name":"2023 IEEE 6th Information Technology,Networking,Electronic and Automation Control Conference (ITNEC)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-02-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE 6th Information Technology,Networking,Electronic and Automation Control Conference (ITNEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ITNEC56291.2023.10082176","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In order to realize real-time and high-speed distortion removal of camera images, a new improved high resolution and high frame rate image distortion based on FPGA is proposed. The traditional method uses four random access memory (RAM) to buffer the distorted image respectively, and then remaps it with the double rate synchronous dynamic random access memory (DDR), which will cause the system to be unable to process high-resolution images at high frame rates. A new RAM buffer architecture and an interpolation module more suitable for Field Programmable Gate Array (FPGA) implementation are proposed, which can improve the system’s ability to process high-speed and high-resolution distorted images in real time within the acceptable range of resources. Compared with the traditional FPGA de-distortion algorithm, the proposed method can de-distortion with the frame rate of 100 fps and the resolution of 3072 x 2048 x 8bit.
基于FPGA的高分辨率、高帧率图像去失真算法研究
为了实现摄像机图像的实时、高速失真去除,提出了一种基于FPGA的改进的高分辨率、高帧率图像失真算法。传统的方法是使用4个随机存取存储器(RAM)分别对失真图像进行缓冲,然后再使用双速率同步动态随机存取存储器(DDR)进行重新映射,这将导致系统无法在高帧率下处理高分辨率图像。为了提高系统在可接受的资源范围内实时处理高速、高分辨率畸变图像的能力,提出了一种更适合FPGA实现的RAM缓冲结构和插值模块。与传统的FPGA去失真算法相比,该方法可以实现帧率为100fps、分辨率为3072 × 2048 × 8bit的去失真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信