Design Margin Methodology for DDR Interface

Abstract

In this paper, we describe the design margin methodology that comprehends uncertainties at both chip and board level for a DDR-1 interface. These include effects that are not modeled in static timing analysis and SPICE. This methodology enables to predictably ensure silicon performance.