Hardware/Software development of a System on Chip platform for VoIP application

A. Faroudja, N. Izeboudjen, S. Titri, L. Sahli, F. Louiz, D. Lazib
{"title":"Hardware/Software development of a System on Chip platform for VoIP application","authors":"A. Faroudja, N. Izeboudjen, S. Titri, L. Sahli, F. Louiz, D. Lazib","doi":"10.1109/ICM.2009.5418588","DOIUrl":null,"url":null,"abstract":"This paper describes the Hardware/Software development of a System on Chip (SoC) platform for Voice over Internet (VoIP) gateway. To build the platform, we have adopted both the OpenCores and Opensources design concepts. The platform includes a software part and a hardware part. The software part is related to the VoIP application configuration. The hardware part is represented by the VoIP gateway architecture, which is mainly based on the OR1200 processor, some basic peripherals, such as the debug interface for debugging purpose, a Direct Memory Access (DMA), a Memory controller, two external Flash and SDRAM memories, a Universal Asynchronous Receiver Transmitter (UART), an Audio codec for voice coding, a standard 10/100 MAC/Ethernet for network interface and an internal boot memory. These cores are connected through the WISHBONE bus interface. The platform uses a set of tools including a compiler, an assembler, and a debugger that is used for system debugging and software development. The design is done using the Verilog language. The architecture is mapped into the Virtex-II XC2V3000 FPGA development board. Results show that the gateway architecture occupies 40% of logic resources and 22% of IOBs. In the software part, we have tested an embedded network application, using the uClinux as an operating system and the 10/100 MAC/Ethernet as network controller.","PeriodicalId":391668,"journal":{"name":"2009 International Conference on Microelectronics - ICM","volume":"131 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Conference on Microelectronics - ICM","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2009.5418588","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper describes the Hardware/Software development of a System on Chip (SoC) platform for Voice over Internet (VoIP) gateway. To build the platform, we have adopted both the OpenCores and Opensources design concepts. The platform includes a software part and a hardware part. The software part is related to the VoIP application configuration. The hardware part is represented by the VoIP gateway architecture, which is mainly based on the OR1200 processor, some basic peripherals, such as the debug interface for debugging purpose, a Direct Memory Access (DMA), a Memory controller, two external Flash and SDRAM memories, a Universal Asynchronous Receiver Transmitter (UART), an Audio codec for voice coding, a standard 10/100 MAC/Ethernet for network interface and an internal boot memory. These cores are connected through the WISHBONE bus interface. The platform uses a set of tools including a compiler, an assembler, and a debugger that is used for system debugging and software development. The design is done using the Verilog language. The architecture is mapped into the Virtex-II XC2V3000 FPGA development board. Results show that the gateway architecture occupies 40% of logic resources and 22% of IOBs. In the software part, we have tested an embedded network application, using the uClinux as an operating system and the 10/100 MAC/Ethernet as network controller.
基于片上系统的VoIP应用平台的软硬件开发
本文介绍了一种用于VoIP网关的片上系统(SoC)平台的硬件/软件开发。为了构建这个平台,我们采用了OpenCores和Opensources两种设计理念。该平台包括软件部分和硬件部分。软件部分与VoIP应用配置相关。硬件部分以VoIP网关体系结构为代表,该体系结构主要基于OR1200处理器、一些基本外设,如用于调试的调试接口、直接存储器访问(DMA)、内存控制器、两个外部Flash和SDRAM存储器、通用异步接收发送器(UART)、用于语音编码的音频编解码器、用于网络接口的标准10/100 MAC/以太网和一个内部引导存储器。这些核心通过WISHBONE总线接口连接。该平台使用一组工具,包括编译器、汇编器和调试器,用于系统调试和软件开发。该设计是使用Verilog语言完成的。该架构映射到Virtex-II XC2V3000 FPGA开发板上。结果表明,网关架构占用了40%的逻辑资源和22%的iob。在软件部分,我们测试了一个嵌入式网络应用程序,使用uClinux作为操作系统,10/100 MAC/以太网作为网络控制器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信