The Design of Reversible BCD Digit Adders: Decreasing the Depth of Circuit

F. Naderpour, A. Vafaei
{"title":"The Design of Reversible BCD Digit Adders: Decreasing the Depth of Circuit","authors":"F. Naderpour, A. Vafaei","doi":"10.1109/ISCIT.2008.4700204","DOIUrl":null,"url":null,"abstract":"Reversible circuits, nowadays, have found grounds in many applications such as low power CMOS design and quantum computing. In reversible circuit design, decreasing three parameters is of interest: quantum cost, depth of the circuit and the number of garbage outputs. On the other hand, recently, decimal computer arithmetic, for the sake of its preciseness, gains popularity. Given that the BCD digit adder is the basic unit in decimal arithmetic, in this paper we propose a new reversible design for this unit with the aim of minimizing the depth of the circuit. Furthermore, we show that the proposed designing method can be applied to any other reversible circuit for reaching the minimum depth.","PeriodicalId":215340,"journal":{"name":"2008 International Symposium on Communications and Information Technologies","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Symposium on Communications and Information Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCIT.2008.4700204","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Reversible circuits, nowadays, have found grounds in many applications such as low power CMOS design and quantum computing. In reversible circuit design, decreasing three parameters is of interest: quantum cost, depth of the circuit and the number of garbage outputs. On the other hand, recently, decimal computer arithmetic, for the sake of its preciseness, gains popularity. Given that the BCD digit adder is the basic unit in decimal arithmetic, in this paper we propose a new reversible design for this unit with the aim of minimizing the depth of the circuit. Furthermore, we show that the proposed designing method can be applied to any other reversible circuit for reaching the minimum depth.
可逆BCD加法器的设计:减小电路深度
如今,可逆电路已经在低功耗CMOS设计和量子计算等许多应用中找到了基础。在可逆电路设计中,减少三个参数是有意义的:量子成本、电路深度和垃圾输出的数量。另一方面,近年来,十进制计算机算法因其精确性而得到普及。考虑到BCD数字加法器是十进制算术的基本单元,本文提出了一种新的可逆设计,目的是使电路的深度最小。此外,我们还证明了所提出的设计方法可以应用于任何其他可逆电路以达到最小深度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信