Performance Analysis of Various Multi-and Many-Core Systems Centered on Memory

Seungwoo Rho, Jieun Choi, Geunchul Park, Chanyeol Park
{"title":"Performance Analysis of Various Multi-and Many-Core Systems Centered on Memory","authors":"Seungwoo Rho, Jieun Choi, Geunchul Park, Chanyeol Park","doi":"10.1109/FAS-W.2019.00053","DOIUrl":null,"url":null,"abstract":"Herein, we evaluated and analyzed the major benchmark performance of various multiple-core systems to identify their structures and characteristics. To this end, we developed a benchmark automation tool and selected five Intel and AMD systems. We also chose three key benchmarks, namely STREAM, High-Performance Linpack (HPL), and High-Performance Conjugate Gradient (HPCG), to evaluate the memory, CPU, and aggregate performance. In the STREAM experiment, the high-bandwidth memory (MCDRAM) performance of the KNL was reduced by more than 50% at a specific point owing to the accuracy of the input array size which can be ignored in DDR memory. In the HPL experiment, KNL using MCDRAM exhibited the best optimization performance, but in the experiment without optimization, the performance of MCDRAM was rather lower than DDR or cache. Thus, MCDRAM code optimization may be required to utilize MCDRAM at peak performance in the many-core environment. In the HPCG experiment, the performance variance was large depending on the combination of the MPI process and the number of shared threads. When the number of MPI processes is set to 2 or 4 and the total number of shared threads is equal to the number of physical cores in the system, excellent performance was obtained. Moreover, the maximum performance of each single system was proportional to the memory performance.","PeriodicalId":368308,"journal":{"name":"2019 IEEE 4th International Workshops on Foundations and Applications of Self* Systems (FAS*W)","volume":"110 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 4th International Workshops on Foundations and Applications of Self* Systems (FAS*W)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FAS-W.2019.00053","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Herein, we evaluated and analyzed the major benchmark performance of various multiple-core systems to identify their structures and characteristics. To this end, we developed a benchmark automation tool and selected five Intel and AMD systems. We also chose three key benchmarks, namely STREAM, High-Performance Linpack (HPL), and High-Performance Conjugate Gradient (HPCG), to evaluate the memory, CPU, and aggregate performance. In the STREAM experiment, the high-bandwidth memory (MCDRAM) performance of the KNL was reduced by more than 50% at a specific point owing to the accuracy of the input array size which can be ignored in DDR memory. In the HPL experiment, KNL using MCDRAM exhibited the best optimization performance, but in the experiment without optimization, the performance of MCDRAM was rather lower than DDR or cache. Thus, MCDRAM code optimization may be required to utilize MCDRAM at peak performance in the many-core environment. In the HPCG experiment, the performance variance was large depending on the combination of the MPI process and the number of shared threads. When the number of MPI processes is set to 2 or 4 and the total number of shared threads is equal to the number of physical cores in the system, excellent performance was obtained. Moreover, the maximum performance of each single system was proportional to the memory performance.
以内存为中心的多核、多核系统的性能分析
在此,我们评估和分析了各种多核系统的主要基准性能,以确定它们的结构和特征。为此,我们开发了一个基准自动化工具,并选择了5个Intel和AMD系统。我们还选择了三个关键基准,即STREAM、高性能Linpack (HPL)和高性能共轭梯度(HPCG),来评估内存、CPU和聚合性能。在STREAM实验中,由于输入阵列大小的准确性在DDR存储器中可以忽略,KNL的高带宽存储器(MCDRAM)性能在特定点上降低了50%以上。在HPL实验中,使用MCDRAM的KNL表现出最佳的优化性能,但在未优化的实验中,MCDRAM的性能明显低于DDR或cache。因此,为了在多核环境中利用MCDRAM的峰值性能,可能需要MCDRAM代码优化。在HPCG实验中,性能差异很大,这取决于MPI进程和共享线程数量的组合。当MPI进程数设置为2或4,共享线程总数等于系统物理核数时,可以获得优异的性能。此外,每个单个系统的最大性能与内存性能成正比。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信