Aneesh Raveendran, Sandra Jean, J. Mervin, Vivian Desalphine, A. Selvakumar
{"title":"RISC-V Half Precision Floating Point Instruction Set Extensions and Co-processor","authors":"Aneesh Raveendran, Sandra Jean, J. Mervin, Vivian Desalphine, A. Selvakumar","doi":"10.1007/978-981-32-9767-8_40","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":270429,"journal":{"name":"International Symposium on VLSI Design and Test","volume":"2016 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on VLSI Design and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-981-32-9767-8_40","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}