Capacitorless fractional-order filters and capacitor/inductor emulators

P. Bertsias, C. Psychalinos
{"title":"Capacitorless fractional-order filters and capacitor/inductor emulators","authors":"P. Bertsias, C. Psychalinos","doi":"10.1109/PACET.2017.8259965","DOIUrl":null,"url":null,"abstract":"Fractional-order filters as well as capacitor and inductor emulators, implemented using current-mirrors as active elements are presented in this work. Due to the utilization of the internal gate-source capacitance of MOS transistors or of the appropriately configured MOS transistors as capacitors, there is an absence of passive capacitors in the resulted structures. In addition, the small-signal transconductance parameter of the MOS transistors of current-mirrors is used for realizing the required resistors and, consequently, there is also an absence of passive resistors. The evaluation of the behavior of the proposed topologies has been performed using the Cadence IC design suite and the Design Kit provided by the Austrian Micro Systems 0.35um CMOS process.","PeriodicalId":171095,"journal":{"name":"2017 Panhellenic Conference on Electronics and Telecommunications (PACET)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Panhellenic Conference on Electronics and Telecommunications (PACET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PACET.2017.8259965","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Fractional-order filters as well as capacitor and inductor emulators, implemented using current-mirrors as active elements are presented in this work. Due to the utilization of the internal gate-source capacitance of MOS transistors or of the appropriately configured MOS transistors as capacitors, there is an absence of passive capacitors in the resulted structures. In addition, the small-signal transconductance parameter of the MOS transistors of current-mirrors is used for realizing the required resistors and, consequently, there is also an absence of passive resistors. The evaluation of the behavior of the proposed topologies has been performed using the Cadence IC design suite and the Design Kit provided by the Austrian Micro Systems 0.35um CMOS process.
无电容分数阶滤波器和电容/电感模拟器
分数阶滤波器以及电容和电感模拟器,采用电流镜作为有源元件实现。由于利用MOS晶体管的内部栅极源电容或适当配置的MOS晶体管作为电容器,因此在所得结构中没有无源电容器。此外,电流镜的MOS晶体管的小信号跨导参数用于实现所需的电阻,因此也没有无源电阻。使用Cadence IC设计套件和奥地利微系统公司0.35um CMOS工艺提供的设计套件,对所提出的拓扑的行为进行了评估。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信