Anjana Dissanayake, Hyun-Gi Seok, Oh-Yong Jung, Sok-Kyun Han, Sang-Gug Lee
{"title":"A 64 µW, 23 dB gain, 8 dB NF, 2.4 GHz RF front-end for ultra-low power Internet-of-Things transceivers","authors":"Anjana Dissanayake, Hyun-Gi Seok, Oh-Yong Jung, Sok-Kyun Han, Sang-Gug Lee","doi":"10.1109/RFIC.2017.7969048","DOIUrl":null,"url":null,"abstract":"An ultra-low power (ULP) 2.4 GHz RF front-end which consists of a low noise amplifier (LNA) and a passive mixer in a standard 65nm CMOS is presented. LNA adopts a complementary input stage and a current reused 2nd gain stage to achieve a high gain under a low power dissipation with an added linearization method. RF Down-conversion is implemented with a highly linearized complementary passive mixer, which adopts transmission gate type switches. With fully on-chip components, the front-end achieves 23 dB conversion gain, 8 dB NF, −36 dBm P1dB and −21 dBm IIP3 while dissipating a 64 µW power from a 0.6 V supply voltage. LNA achieves a high voltage gain of 26.3 dB and minimum NF of 5.5 dB with a P1dB of −27 dBm and IIP3 of −13 dBm.","PeriodicalId":349922,"journal":{"name":"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"191 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2017.7969048","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14
Abstract
An ultra-low power (ULP) 2.4 GHz RF front-end which consists of a low noise amplifier (LNA) and a passive mixer in a standard 65nm CMOS is presented. LNA adopts a complementary input stage and a current reused 2nd gain stage to achieve a high gain under a low power dissipation with an added linearization method. RF Down-conversion is implemented with a highly linearized complementary passive mixer, which adopts transmission gate type switches. With fully on-chip components, the front-end achieves 23 dB conversion gain, 8 dB NF, −36 dBm P1dB and −21 dBm IIP3 while dissipating a 64 µW power from a 0.6 V supply voltage. LNA achieves a high voltage gain of 26.3 dB and minimum NF of 5.5 dB with a P1dB of −27 dBm and IIP3 of −13 dBm.