Design of High Dynamic Range and Digitalized Readout Integrated Circuit for LWIR FPAs

Jun Qiao, Xiao Wang, Yaohong Zhao
{"title":"Design of High Dynamic Range and Digitalized Readout Integrated Circuit for LWIR FPAs","authors":"Jun Qiao, Xiao Wang, Yaohong Zhao","doi":"10.1109/ASICON47005.2019.8983439","DOIUrl":null,"url":null,"abstract":"This paper presents an optimized design of digitalized readout integrated circuits (ROICs) to enlarge the dynamic range of long wave infrared (LWIR) focal plane arrays (FPAs) with frame rate guaranteed. The proposed design adopts two-step quantization structure. Each readout cell contains a 9-bit analog-to-digital converter (AD) to realize the coarse quantization within 30µm pitch. A pipeline AD with 7.9ENoB is designed at the column bus to complement the fine quantization. The combined 16-bit output-code comprises 9-bit in-pixel code and 7-bit AD quantization results. Simulation results show that the resolution is 16-bit and the full well capacity is 640Me- with 5ms integration time and 1V analog conversion range. The SNR is 86dB with 199fF integration capacitor and the uncorrected transmission linearity is 99.93%. The proposed design compromises the resolution, frame rate and power consumption. The design is promising in the third-generation ROIC applications.","PeriodicalId":319342,"journal":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 13th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON47005.2019.8983439","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents an optimized design of digitalized readout integrated circuits (ROICs) to enlarge the dynamic range of long wave infrared (LWIR) focal plane arrays (FPAs) with frame rate guaranteed. The proposed design adopts two-step quantization structure. Each readout cell contains a 9-bit analog-to-digital converter (AD) to realize the coarse quantization within 30µm pitch. A pipeline AD with 7.9ENoB is designed at the column bus to complement the fine quantization. The combined 16-bit output-code comprises 9-bit in-pixel code and 7-bit AD quantization results. Simulation results show that the resolution is 16-bit and the full well capacity is 640Me- with 5ms integration time and 1V analog conversion range. The SNR is 86dB with 199fF integration capacitor and the uncorrected transmission linearity is 99.93%. The proposed design compromises the resolution, frame rate and power consumption. The design is promising in the third-generation ROIC applications.
LWIR fpga高动态范围数字化读出集成电路设计
为了在保证帧率的情况下扩大长波红外焦平面阵列的动态范围,提出了一种数字化读出集成电路(roic)的优化设计。本设计采用两步量化结构。每个读出单元包含一个9位模数转换器(AD),实现30µm间距内的粗量化。在列总线上设计了7.9ENoB的流水线AD,以补充精细量化。组合的16位输出码包括9位像素内码和7位AD量化结果。仿真结果表明,该电路的分辨率为16位,满阱容量为640Me,集成时间为5ms,模拟转换范围为1V。集成电容为199fF时,信噪比为86dB,未校正的传输线性度为99.93%。提出的设计折衷的分辨率,帧率和功耗。该设计在第三代ROIC应用中具有广阔的应用前景。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信