Quadrature Injection-Locked Frequency Divider ÷2 for Radio Frequency Interference Reduction

W. Lai, S. Jang, Cheng-Lin Li
{"title":"Quadrature Injection-Locked Frequency Divider ÷2 for Radio Frequency Interference Reduction","authors":"W. Lai, S. Jang, Cheng-Lin Li","doi":"10.1109/IMWS-AMP49156.2020.9199774","DOIUrl":null,"url":null,"abstract":"This article presents a wide-locking range divide-by-2 quadrature injection-locked frequency divider (QILFD) with capacitive cross-coupled oscillator. The ILFD consists of a quadrature voltage-controlled oscillator (QVCO) and two NMOS switches, which are in parallel with the QVCO resonators for signal injection. The proposed CMOS QILFD has been implemented with the tsmc 0.18-µm CMOS technology and the core power consumption is 20.4mW at the supply voltage of 1V. At the input power of 0dBm, the divide-by-2 locking range is 90.322% from 3.4 GHz to 9.0 GHz. The phase noise of the locked output spectrum is lower than that of free running QILFD in the ÷2 mode for RFI reduction","PeriodicalId":163276,"journal":{"name":"2020 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP)","volume":"188 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMWS-AMP49156.2020.9199774","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This article presents a wide-locking range divide-by-2 quadrature injection-locked frequency divider (QILFD) with capacitive cross-coupled oscillator. The ILFD consists of a quadrature voltage-controlled oscillator (QVCO) and two NMOS switches, which are in parallel with the QVCO resonators for signal injection. The proposed CMOS QILFD has been implemented with the tsmc 0.18-µm CMOS technology and the core power consumption is 20.4mW at the supply voltage of 1V. At the input power of 0dBm, the divide-by-2 locking range is 90.322% from 3.4 GHz to 9.0 GHz. The phase noise of the locked output spectrum is lower than that of free running QILFD in the ÷2 mode for RFI reduction
正交注入锁定分频器÷2射频干扰减少
提出了一种带电容交叉耦合振荡器的宽锁定范围/ 2正交注入锁定分频器(QILFD)。ILFD由一个正交压控振荡器(QVCO)和两个NMOS开关组成,它们与QVCO谐振器并联用于信号注入。该CMOS QILFD采用台积电0.18µm CMOS技术实现,电源电压为1V时,核心功耗为20.4mW。在输入功率为0dBm时,3.4 GHz ~ 9.0 GHz的比2锁定范围为90.322%。锁定输出频谱的相位噪声低于自由运行QILFD在÷2模式下的RFI降低
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信