A 15ns CMOS 64K RAM

Abstract

A 64K CMOS clocked SRAM which attains an access time of 15ns through the use of 1.3μm CMOS with self-aligned TiSi2technology will be presented. Physical design of the chip was performed using a ground rule independent layout program.