Jan Genoe, S. Steudel, S. De Vusser, S. Verlaak, D. Janssen, P. Heremans
{"title":"Bias stress in pentacene transistors measured by four probe transistor structures","authors":"Jan Genoe, S. Steudel, S. De Vusser, S. Verlaak, D. Janssen, P. Heremans","doi":"10.1109/ESSDER.2004.1356577","DOIUrl":null,"url":null,"abstract":"This paper deals with operational lifetime measurements of organic field-effect transistors. The organic semiconductor under study is pentacene. We apply DC stress conditions on these structures, and monitor the output characteristics of the TFTs during stress as well as during recovery after stress. The transistor structures have been modified to incorporate two voltage-measurement probes in the channel in addition to the source and drain contacts. This results in a 4-probe configuration, that allows us to measure the voltage drop in the intrinsic transistor channel separately from the voltage drop over the source and the drain contact regions. This phenomenological study is a first step towards a comprehensive model for degradation of bias stress in organic field-effect transistors.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"50 220","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356577","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16
Abstract
This paper deals with operational lifetime measurements of organic field-effect transistors. The organic semiconductor under study is pentacene. We apply DC stress conditions on these structures, and monitor the output characteristics of the TFTs during stress as well as during recovery after stress. The transistor structures have been modified to incorporate two voltage-measurement probes in the channel in addition to the source and drain contacts. This results in a 4-probe configuration, that allows us to measure the voltage drop in the intrinsic transistor channel separately from the voltage drop over the source and the drain contact regions. This phenomenological study is a first step towards a comprehensive model for degradation of bias stress in organic field-effect transistors.