A. D. Hossain, Aurangozeb, Maruf Mohammad, Masum Hossain
{"title":"35mw 10gb /s ADC-DSP直接数字序列检测器和均衡器","authors":"A. D. Hossain, Aurangozeb, Maruf Mohammad, Masum Hossain","doi":"10.1109/VLSIC.2016.7573520","DOIUrl":null,"url":null,"abstract":"This paper describes design technique of energy-efficient ADC-DSP less sequence detection and equalization. This scheme takes advantage of the ISI in the channel to reconstruct the time domain bit sequence. This concept is demonstrated with a 4-bit sequence decoder designed and fabricated in 65nm CMOS using only 4-data, 3-edge comparators. Consuming only 35 mW at 10 Gb/s and without any transmit equalization, this receiver is capable of compensating 27 dB channel loss with 90 mV Voltage margin and 25 ps timing margin at BER of 10-12.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"47 4","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 35 mW 10 Gb/s ADC-DSP less direct digital sequence detector and equalizer in 65nm CMOS\",\"authors\":\"A. D. Hossain, Aurangozeb, Maruf Mohammad, Masum Hossain\",\"doi\":\"10.1109/VLSIC.2016.7573520\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes design technique of energy-efficient ADC-DSP less sequence detection and equalization. This scheme takes advantage of the ISI in the channel to reconstruct the time domain bit sequence. This concept is demonstrated with a 4-bit sequence decoder designed and fabricated in 65nm CMOS using only 4-data, 3-edge comparators. Consuming only 35 mW at 10 Gb/s and without any transmit equalization, this receiver is capable of compensating 27 dB channel loss with 90 mV Voltage margin and 25 ps timing margin at BER of 10-12.\",\"PeriodicalId\":6512,\"journal\":{\"name\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"volume\":\"47 4\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2016.7573520\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573520","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 35 mW 10 Gb/s ADC-DSP less direct digital sequence detector and equalizer in 65nm CMOS
This paper describes design technique of energy-efficient ADC-DSP less sequence detection and equalization. This scheme takes advantage of the ISI in the channel to reconstruct the time domain bit sequence. This concept is demonstrated with a 4-bit sequence decoder designed and fabricated in 65nm CMOS using only 4-data, 3-edge comparators. Consuming only 35 mW at 10 Gb/s and without any transmit equalization, this receiver is capable of compensating 27 dB channel loss with 90 mV Voltage margin and 25 ps timing margin at BER of 10-12.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
