Masaki Abe, Toshiki Nakamura, K. Takeuchi
{"title":"3D-TLC NAND闪存的出货前数据保留/读取干扰寿命预测和售后单元错误检测和校正神经网络","authors":"Masaki Abe, Toshiki Nakamura, K. Takeuchi","doi":"10.23919/VLSIT.2019.8776480","DOIUrl":null,"url":null,"abstract":"This paper proposes 2 neural network (NN) techniques for 3D-TLC (Triple-Level Cell) NAND flash memory. 1) Predict data-retention/read-disturb lifetime for chip sorting during preshipment test. 2) Detect and correct errors in aftermarket. First, in pre-shipment test, Neural Network-based Lifetime Prediction (NNLP) predicts ECC decoding fail rate (EDFR) and estimates data-retention/read-disturb lifetime. Based on predicted lifetime, NNLP sorts NAND flash. Second, in aftermarket, Neural Network-based Error Detection (NNED) detects and corrects errors. NNED decreases bit-error rate (BER) by 81.4%.","PeriodicalId":6752,"journal":{"name":"2019 Symposium on VLSI Technology","volume":"32 1","pages":"T216-T217"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Pre-shipment Data-retention/Read-disturb Lifetime Prediction & Aftermarket Cell Error Detection & Correction by Neural Network for 3D-TLC NAND Flash Memory\",\"authors\":\"Masaki Abe, Toshiki Nakamura, K. Takeuchi\",\"doi\":\"10.23919/VLSIT.2019.8776480\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes 2 neural network (NN) techniques for 3D-TLC (Triple-Level Cell) NAND flash memory. 1) Predict data-retention/read-disturb lifetime for chip sorting during preshipment test. 2) Detect and correct errors in aftermarket. First, in pre-shipment test, Neural Network-based Lifetime Prediction (NNLP) predicts ECC decoding fail rate (EDFR) and estimates data-retention/read-disturb lifetime. Based on predicted lifetime, NNLP sorts NAND flash. Second, in aftermarket, Neural Network-based Error Detection (NNED) detects and corrects errors. NNED decreases bit-error rate (BER) by 81.4%.\",\"PeriodicalId\":6752,\"journal\":{\"name\":\"2019 Symposium on VLSI Technology\",\"volume\":\"32 1\",\"pages\":\"T216-T217\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSIT.2019.8776480\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIT.2019.8776480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Pre-shipment Data-retention/Read-disturb Lifetime Prediction & Aftermarket Cell Error Detection & Correction by Neural Network for 3D-TLC NAND Flash Memory
This paper proposes 2 neural network (NN) techniques for 3D-TLC (Triple-Level Cell) NAND flash memory. 1) Predict data-retention/read-disturb lifetime for chip sorting during preshipment test. 2) Detect and correct errors in aftermarket. First, in pre-shipment test, Neural Network-based Lifetime Prediction (NNLP) predicts ECC decoding fail rate (EDFR) and estimates data-retention/read-disturb lifetime. Based on predicted lifetime, NNLP sorts NAND flash. Second, in aftermarket, Neural Network-based Error Detection (NNED) detects and corrects errors. NNED decreases bit-error rate (BER) by 81.4%.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
