用于低功率、千伏范围应用的厘米级开关电容变换器的分析与实现

Bahlakoana Mabetha, Yanqiao Li, Benjamin L. Dobbins, J. Stauth
{"title":"用于低功率、千伏范围应用的厘米级开关电容变换器的分析与实现","authors":"Bahlakoana Mabetha, Yanqiao Li, Benjamin L. Dobbins, J. Stauth","doi":"10.1109/APEC42165.2021.9487330","DOIUrl":null,"url":null,"abstract":"This paper explores the design and implementation of a cm-scale switched capacitor (SC) converter with a kilovolt range output, such as could be used for driving electrostatic, piezoelectric, or dielectric elastomer electromechanical transducers. The design uses a two-stage power conversion approach: a first stage, two-channel series parallel (SP) converter boosts a low-voltage input (e.g. stacked Li-ion cells) by 16x; a second stage symmetric ladder converter boosts the differential series-parallel output by ~10x, providing capabilities to reach voltages in the kV range. The first stage uses a pseudo-soft-charging switching scheme to reduce charge sharing loss and recover energy in parasitic (e.g. bottom-plate) capacitances without the use of an inductor. The implementation optimizes the use of discrete components and represents a scalable design while maintaining a small form factor. The first stage integrated circuit is implemented in 650V SOI CMOS with a die area of 10 mm2; the second stage printed circuit board design uses discrete components with board area < 50 mm2. The converter provides conversion ratio VCR up to 150, peak efficiency ~ 80%, and output power up to 50 mW. Efficient regulation is demonstrated by using a mixture of frequency and digital adjustment of the first stage switching sequence.","PeriodicalId":7050,"journal":{"name":"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Analysis and Implementation of a cm-Scale Switched Capacitor Converter for Low Power, Kilovolt-Range Applications\",\"authors\":\"Bahlakoana Mabetha, Yanqiao Li, Benjamin L. Dobbins, J. Stauth\",\"doi\":\"10.1109/APEC42165.2021.9487330\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper explores the design and implementation of a cm-scale switched capacitor (SC) converter with a kilovolt range output, such as could be used for driving electrostatic, piezoelectric, or dielectric elastomer electromechanical transducers. The design uses a two-stage power conversion approach: a first stage, two-channel series parallel (SP) converter boosts a low-voltage input (e.g. stacked Li-ion cells) by 16x; a second stage symmetric ladder converter boosts the differential series-parallel output by ~10x, providing capabilities to reach voltages in the kV range. The first stage uses a pseudo-soft-charging switching scheme to reduce charge sharing loss and recover energy in parasitic (e.g. bottom-plate) capacitances without the use of an inductor. The implementation optimizes the use of discrete components and represents a scalable design while maintaining a small form factor. The first stage integrated circuit is implemented in 650V SOI CMOS with a die area of 10 mm2; the second stage printed circuit board design uses discrete components with board area < 50 mm2. The converter provides conversion ratio VCR up to 150, peak efficiency ~ 80%, and output power up to 50 mW. Efficient regulation is demonstrated by using a mixture of frequency and digital adjustment of the first stage switching sequence.\",\"PeriodicalId\":7050,\"journal\":{\"name\":\"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEC42165.2021.9487330\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC42165.2021.9487330","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文探讨了一种具有千伏输出范围的厘米级开关电容(SC)变换器的设计和实现,例如可用于驱动静电,压电或介电弹性体机电换能器。该设计采用两级功率转换方法:第一级,双通道串并联(SP)转换器将低压输入(例如堆叠的锂离子电池)提高16倍;第二级对称梯形变换器将差分串并联输出提高约10倍,提供达到kV范围内电压的能力。第一阶段使用伪软充电开关方案,以减少电荷共享损失,并在寄生(如底板)电容中回收能量,而无需使用电感。该实现优化了离散组件的使用,并在保持小尺寸的同时代表了可扩展的设计。第一级集成电路采用650V SOI CMOS实现,芯片面积为10 mm2;第二阶段印刷电路板设计使用电路板面积< 50 mm2的分立元件。转换器提供高达150的转化率VCR,峰值效率~ 80%,输出功率高达50 mW。有效的调节被证明是使用混合频率和数字调整的第一级开关序列。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Analysis and Implementation of a cm-Scale Switched Capacitor Converter for Low Power, Kilovolt-Range Applications
This paper explores the design and implementation of a cm-scale switched capacitor (SC) converter with a kilovolt range output, such as could be used for driving electrostatic, piezoelectric, or dielectric elastomer electromechanical transducers. The design uses a two-stage power conversion approach: a first stage, two-channel series parallel (SP) converter boosts a low-voltage input (e.g. stacked Li-ion cells) by 16x; a second stage symmetric ladder converter boosts the differential series-parallel output by ~10x, providing capabilities to reach voltages in the kV range. The first stage uses a pseudo-soft-charging switching scheme to reduce charge sharing loss and recover energy in parasitic (e.g. bottom-plate) capacitances without the use of an inductor. The implementation optimizes the use of discrete components and represents a scalable design while maintaining a small form factor. The first stage integrated circuit is implemented in 650V SOI CMOS with a die area of 10 mm2; the second stage printed circuit board design uses discrete components with board area < 50 mm2. The converter provides conversion ratio VCR up to 150, peak efficiency ~ 80%, and output power up to 50 mW. Efficient regulation is demonstrated by using a mixture of frequency and digital adjustment of the first stage switching sequence.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信