Luiz Felipe Corrêa de Sá Santos Ribeiro, F. Dicler, L. Rolim, M. Aredes
{"title":"利用改进节点分析、稀疏性处理和并行性在DSP平台上实时实现直流变换器","authors":"Luiz Felipe Corrêa de Sá Santos Ribeiro, F. Dicler, L. Rolim, M. Aredes","doi":"10.1109/COBEP/SPEC44138.2019.9065368","DOIUrl":null,"url":null,"abstract":"Modified Nodal Analysis(MNA) is a generalized method of discrete linear circuit analysis as a matrix equation, in which the matrix order is the sum of the number of nodes and the number of voltage sources, it also have additional lines for dynamic elements, such as capacitors and inductors, but for this work these lines were kept implicit using Nodal Analysis’ equations for historic sources. As this order grows, the computational effort for solving the equation grows to the square of its size. Therefore, optimizations are in place to better utilize the processing power of a hardware, so that more complex circuits can fit in less powerful simulators, avoiding problems associated with high values of time step, such as mathematical inaccuracy and instability. This paper presents a boost converter and a PI controller, each implemented in a separate Texas Instruments’ F28377S, assembled in a Hardware in the Loop configuration. The MNA is used for the plant discretization and a matrix multiplier is developed to solve it. This multiplier is then optimized with two methods: sparse matrix handling and a parallel multiplier. The sparsity is dealt with by storing the matrix in a Compressed Sparse Row(CSR) format and adjusting the multiplier. The parallel matrix multiplier is implemented using both the Control Law Accelerator(CLA) and the main CPU to reduce the processing time. The results presented by the comparison of each program shows that the The results are drawn from each multiplier and comparison is made between them, leading to a conclusion of the benefits of such implementation.","PeriodicalId":69617,"journal":{"name":"电力电子","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Real-Time implementation of a DC converter using Modified Nodal Analysis, Sparsity Handling and Parallelism on a DSP platform\",\"authors\":\"Luiz Felipe Corrêa de Sá Santos Ribeiro, F. Dicler, L. Rolim, M. Aredes\",\"doi\":\"10.1109/COBEP/SPEC44138.2019.9065368\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Modified Nodal Analysis(MNA) is a generalized method of discrete linear circuit analysis as a matrix equation, in which the matrix order is the sum of the number of nodes and the number of voltage sources, it also have additional lines for dynamic elements, such as capacitors and inductors, but for this work these lines were kept implicit using Nodal Analysis’ equations for historic sources. As this order grows, the computational effort for solving the equation grows to the square of its size. Therefore, optimizations are in place to better utilize the processing power of a hardware, so that more complex circuits can fit in less powerful simulators, avoiding problems associated with high values of time step, such as mathematical inaccuracy and instability. This paper presents a boost converter and a PI controller, each implemented in a separate Texas Instruments’ F28377S, assembled in a Hardware in the Loop configuration. The MNA is used for the plant discretization and a matrix multiplier is developed to solve it. This multiplier is then optimized with two methods: sparse matrix handling and a parallel multiplier. The sparsity is dealt with by storing the matrix in a Compressed Sparse Row(CSR) format and adjusting the multiplier. The parallel matrix multiplier is implemented using both the Control Law Accelerator(CLA) and the main CPU to reduce the processing time. The results presented by the comparison of each program shows that the The results are drawn from each multiplier and comparison is made between them, leading to a conclusion of the benefits of such implementation.\",\"PeriodicalId\":69617,\"journal\":{\"name\":\"电力电子\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"电力电子\",\"FirstCategoryId\":\"1093\",\"ListUrlMain\":\"https://doi.org/10.1109/COBEP/SPEC44138.2019.9065368\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"电力电子","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/COBEP/SPEC44138.2019.9065368","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Real-Time implementation of a DC converter using Modified Nodal Analysis, Sparsity Handling and Parallelism on a DSP platform
Modified Nodal Analysis(MNA) is a generalized method of discrete linear circuit analysis as a matrix equation, in which the matrix order is the sum of the number of nodes and the number of voltage sources, it also have additional lines for dynamic elements, such as capacitors and inductors, but for this work these lines were kept implicit using Nodal Analysis’ equations for historic sources. As this order grows, the computational effort for solving the equation grows to the square of its size. Therefore, optimizations are in place to better utilize the processing power of a hardware, so that more complex circuits can fit in less powerful simulators, avoiding problems associated with high values of time step, such as mathematical inaccuracy and instability. This paper presents a boost converter and a PI controller, each implemented in a separate Texas Instruments’ F28377S, assembled in a Hardware in the Loop configuration. The MNA is used for the plant discretization and a matrix multiplier is developed to solve it. This multiplier is then optimized with two methods: sparse matrix handling and a parallel multiplier. The sparsity is dealt with by storing the matrix in a Compressed Sparse Row(CSR) format and adjusting the multiplier. The parallel matrix multiplier is implemented using both the Control Law Accelerator(CLA) and the main CPU to reduce the processing time. The results presented by the comparison of each program shows that the The results are drawn from each multiplier and comparison is made between them, leading to a conclusion of the benefits of such implementation.