利用改进节点分析、稀疏性处理和并行性在DSP平台上实时实现直流变换器

Luiz Felipe Corrêa de Sá Santos Ribeiro, F. Dicler, L. Rolim, M. Aredes
{"title":"利用改进节点分析、稀疏性处理和并行性在DSP平台上实时实现直流变换器","authors":"Luiz Felipe Corrêa de Sá Santos Ribeiro, F. Dicler, L. Rolim, M. Aredes","doi":"10.1109/COBEP/SPEC44138.2019.9065368","DOIUrl":null,"url":null,"abstract":"Modified Nodal Analysis(MNA) is a generalized method of discrete linear circuit analysis as a matrix equation, in which the matrix order is the sum of the number of nodes and the number of voltage sources, it also have additional lines for dynamic elements, such as capacitors and inductors, but for this work these lines were kept implicit using Nodal Analysis’ equations for historic sources. As this order grows, the computational effort for solving the equation grows to the square of its size. Therefore, optimizations are in place to better utilize the processing power of a hardware, so that more complex circuits can fit in less powerful simulators, avoiding problems associated with high values of time step, such as mathematical inaccuracy and instability. This paper presents a boost converter and a PI controller, each implemented in a separate Texas Instruments’ F28377S, assembled in a Hardware in the Loop configuration. The MNA is used for the plant discretization and a matrix multiplier is developed to solve it. This multiplier is then optimized with two methods: sparse matrix handling and a parallel multiplier. The sparsity is dealt with by storing the matrix in a Compressed Sparse Row(CSR) format and adjusting the multiplier. The parallel matrix multiplier is implemented using both the Control Law Accelerator(CLA) and the main CPU to reduce the processing time. The results presented by the comparison of each program shows that the The results are drawn from each multiplier and comparison is made between them, leading to a conclusion of the benefits of such implementation.","PeriodicalId":69617,"journal":{"name":"电力电子","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Real-Time implementation of a DC converter using Modified Nodal Analysis, Sparsity Handling and Parallelism on a DSP platform\",\"authors\":\"Luiz Felipe Corrêa de Sá Santos Ribeiro, F. Dicler, L. Rolim, M. Aredes\",\"doi\":\"10.1109/COBEP/SPEC44138.2019.9065368\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Modified Nodal Analysis(MNA) is a generalized method of discrete linear circuit analysis as a matrix equation, in which the matrix order is the sum of the number of nodes and the number of voltage sources, it also have additional lines for dynamic elements, such as capacitors and inductors, but for this work these lines were kept implicit using Nodal Analysis’ equations for historic sources. As this order grows, the computational effort for solving the equation grows to the square of its size. Therefore, optimizations are in place to better utilize the processing power of a hardware, so that more complex circuits can fit in less powerful simulators, avoiding problems associated with high values of time step, such as mathematical inaccuracy and instability. This paper presents a boost converter and a PI controller, each implemented in a separate Texas Instruments’ F28377S, assembled in a Hardware in the Loop configuration. The MNA is used for the plant discretization and a matrix multiplier is developed to solve it. This multiplier is then optimized with two methods: sparse matrix handling and a parallel multiplier. The sparsity is dealt with by storing the matrix in a Compressed Sparse Row(CSR) format and adjusting the multiplier. The parallel matrix multiplier is implemented using both the Control Law Accelerator(CLA) and the main CPU to reduce the processing time. The results presented by the comparison of each program shows that the The results are drawn from each multiplier and comparison is made between them, leading to a conclusion of the benefits of such implementation.\",\"PeriodicalId\":69617,\"journal\":{\"name\":\"电力电子\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"电力电子\",\"FirstCategoryId\":\"1093\",\"ListUrlMain\":\"https://doi.org/10.1109/COBEP/SPEC44138.2019.9065368\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"电力电子","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/COBEP/SPEC44138.2019.9065368","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

修正节点分析(MNA)是离散线性电路分析的一种广义方法,作为矩阵方程,其中矩阵阶是节点数和电压源数的总和,它也有动态元件的附加线,如电容器和电感,但在本工作中,这些线使用节点分析的历史源方程保持隐式。随着这个数量级的增长,求解方程的计算工作量增长到其大小的平方。因此,优化是为了更好地利用硬件的处理能力,以便更复杂的电路可以适应功能较弱的模拟器,避免与高时间步长值相关的问题,例如数学不准确和不稳定。本文介绍了一个升压转换器和一个PI控制器,分别在单独的德州仪器F28377S中实现,在硬件环路配置中组装。采用矩阵乘法器对目标进行离散化处理。然后使用两种方法对该乘法器进行优化:稀疏矩阵处理和并行乘法器。通过压缩稀疏行(CSR)格式存储矩阵并调整乘数来处理稀疏性。并行矩阵乘法器采用控制法加速器(CLA)和主CPU实现,缩短了处理时间。每个方案的比较结果表明,从每个乘法器中得出结果,并对它们进行比较,从而得出这样实施的好处的结论。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Real-Time implementation of a DC converter using Modified Nodal Analysis, Sparsity Handling and Parallelism on a DSP platform
Modified Nodal Analysis(MNA) is a generalized method of discrete linear circuit analysis as a matrix equation, in which the matrix order is the sum of the number of nodes and the number of voltage sources, it also have additional lines for dynamic elements, such as capacitors and inductors, but for this work these lines were kept implicit using Nodal Analysis’ equations for historic sources. As this order grows, the computational effort for solving the equation grows to the square of its size. Therefore, optimizations are in place to better utilize the processing power of a hardware, so that more complex circuits can fit in less powerful simulators, avoiding problems associated with high values of time step, such as mathematical inaccuracy and instability. This paper presents a boost converter and a PI controller, each implemented in a separate Texas Instruments’ F28377S, assembled in a Hardware in the Loop configuration. The MNA is used for the plant discretization and a matrix multiplier is developed to solve it. This multiplier is then optimized with two methods: sparse matrix handling and a parallel multiplier. The sparsity is dealt with by storing the matrix in a Compressed Sparse Row(CSR) format and adjusting the multiplier. The parallel matrix multiplier is implemented using both the Control Law Accelerator(CLA) and the main CPU to reduce the processing time. The results presented by the comparison of each program shows that the The results are drawn from each multiplier and comparison is made between them, leading to a conclusion of the benefits of such implementation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
57
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信