基于双极性CNTFET的通用逻辑门设计

M. Nizamuddin, Hasanain H. Shakir, Prachi Gupta
{"title":"基于双极性CNTFET的通用逻辑门设计","authors":"M. Nizamuddin, Hasanain H. Shakir, Prachi Gupta","doi":"10.1109/ICPECA47973.2019.8975388","DOIUrl":null,"url":null,"abstract":"Many emerging technologies have reported ambipolar devices. It is popularly used because of it’s controllable nature. This controllable nature allows the device to work either as n-type or p-type device. In this work, MOS based universal gates (i.e NOR and NAND gate) and ambipolar CNTFET based universal gates have been designed in a novel way. The circuits based on ambipolar CNTFET have been designed using transmission gate method. The circuit designing of MOS based universal gates require four transistors whereas ambipolar CNTFET based transistors require two transistors. The working of both the devices is verified by carrying out the simulation for both of them. The simulation results show that both waveforms are similar to each other. Thus, more number of functions can be performed by using CNTFET based logic gates thereby increasing overall system performance. All the circuit designing and simulation is carried out on HSPICE. Proposed ambipolar CNTFET based devices are simulated using Stanford CNFET model. Parameters are VDD = 1 V, Width of Channels = 381.5 nm, Pitch (S) = 20 nm, Number of CNTs (N) = 20, Diameter of CNT (DCNT) =1.5 nm. Design and simulation of universal logic gates is done at 45nm technology node.","PeriodicalId":6761,"journal":{"name":"2019 International Conference on Power Electronics, Control and Automation (ICPECA)","volume":"2006 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of Ambipolar CNTFET based Universal Logic Gates\",\"authors\":\"M. Nizamuddin, Hasanain H. Shakir, Prachi Gupta\",\"doi\":\"10.1109/ICPECA47973.2019.8975388\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Many emerging technologies have reported ambipolar devices. It is popularly used because of it’s controllable nature. This controllable nature allows the device to work either as n-type or p-type device. In this work, MOS based universal gates (i.e NOR and NAND gate) and ambipolar CNTFET based universal gates have been designed in a novel way. The circuits based on ambipolar CNTFET have been designed using transmission gate method. The circuit designing of MOS based universal gates require four transistors whereas ambipolar CNTFET based transistors require two transistors. The working of both the devices is verified by carrying out the simulation for both of them. The simulation results show that both waveforms are similar to each other. Thus, more number of functions can be performed by using CNTFET based logic gates thereby increasing overall system performance. All the circuit designing and simulation is carried out on HSPICE. Proposed ambipolar CNTFET based devices are simulated using Stanford CNFET model. Parameters are VDD = 1 V, Width of Channels = 381.5 nm, Pitch (S) = 20 nm, Number of CNTs (N) = 20, Diameter of CNT (DCNT) =1.5 nm. Design and simulation of universal logic gates is done at 45nm technology node.\",\"PeriodicalId\":6761,\"journal\":{\"name\":\"2019 International Conference on Power Electronics, Control and Automation (ICPECA)\",\"volume\":\"2006 1\",\"pages\":\"1-5\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Power Electronics, Control and Automation (ICPECA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICPECA47973.2019.8975388\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Power Electronics, Control and Automation (ICPECA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPECA47973.2019.8975388","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

许多新兴技术都报道了双极装置。它被广泛使用是因为它的可控性。这种可控性使得器件既可以作为n型器件工作,也可以作为p型器件工作。在这项工作中,以一种新颖的方式设计了基于MOS的通用门(即NOR和NAND门)和基于双极CNTFET的通用门。采用传输栅极法设计了基于双极CNTFET的电路。基于MOS的通用栅极电路设计需要4个晶体管,而基于双极CNTFET的晶体管则需要2个晶体管。通过对两种器件进行仿真,验证了两种器件的工作性能。仿真结果表明,两种波形基本相似。因此,使用基于CNTFET的逻辑门可以执行更多的功能,从而提高整体系统性能。所有的电路设计和仿真都是在HSPICE上进行的。采用斯坦福CNFET模型对所提出的双极性CNFET器件进行了仿真。参数为VDD = 1v, Width of Channels = 381.5 nm, Pitch (S) = 20nm, Number of CNTs (N) = 20, Diameter of CNT (DCNT) =1.5 nm。在45nm工艺节点上进行了通用逻辑门的设计与仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of Ambipolar CNTFET based Universal Logic Gates
Many emerging technologies have reported ambipolar devices. It is popularly used because of it’s controllable nature. This controllable nature allows the device to work either as n-type or p-type device. In this work, MOS based universal gates (i.e NOR and NAND gate) and ambipolar CNTFET based universal gates have been designed in a novel way. The circuits based on ambipolar CNTFET have been designed using transmission gate method. The circuit designing of MOS based universal gates require four transistors whereas ambipolar CNTFET based transistors require two transistors. The working of both the devices is verified by carrying out the simulation for both of them. The simulation results show that both waveforms are similar to each other. Thus, more number of functions can be performed by using CNTFET based logic gates thereby increasing overall system performance. All the circuit designing and simulation is carried out on HSPICE. Proposed ambipolar CNTFET based devices are simulated using Stanford CNFET model. Parameters are VDD = 1 V, Width of Channels = 381.5 nm, Pitch (S) = 20 nm, Number of CNTs (N) = 20, Diameter of CNT (DCNT) =1.5 nm. Design and simulation of universal logic gates is done at 45nm technology node.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信