数字抖动控制的平滑过渡的升压/降压DC-DC变换器

2011 IEEE International Conference of Electron Devices and Solid-State Circuits Pub Date : 2011-12-29 DOI:10.1109/EDSSC.2011.6117631

Yanzhao Ma, Hongyi Wang, Guican Chen

{"title":"数字抖动控制的平滑过渡的升压/降压DC-DC变换器","authors":"Yanzhao Ma, Hongyi Wang, Guican Chen","doi":"10.1109/EDSSC.2011.6117631","DOIUrl":null,"url":null,"abstract":"A step-up/step-down DC-DC converter with high efficiency and small output voltage ripple is proposed in this paper. To reduce the switching loss and improve the efficiency, the converter operates in buck or boost mode when the input voltage is much higher or lower than the output voltage. However, a large output voltage ripple appears at the boundary of buck mode and boost mode due to the speed limitation of standard analog circuit. A transition mode using a digital dither technique is adopted and the output voltage ripple is reduced when the input voltage is close to the output voltage. Furthermore, the average inductor current is also reduced in the proposed transition mode. The converter has been designed with a standard a 0.5 µm CMOS process. The peak efficiency is 96% and the output voltage ripple is reduced to less than 10 mV in the transition mode.","PeriodicalId":6363,"journal":{"name":"2011 IEEE International Conference of Electron Devices and Solid-State Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-12-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A digital dither controlled step-up/step-down DC-DC converter with smooth transition\",\"authors\":\"Yanzhao Ma, Hongyi Wang, Guican Chen\",\"doi\":\"10.1109/EDSSC.2011.6117631\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A step-up/step-down DC-DC converter with high efficiency and small output voltage ripple is proposed in this paper. To reduce the switching loss and improve the efficiency, the converter operates in buck or boost mode when the input voltage is much higher or lower than the output voltage. However, a large output voltage ripple appears at the boundary of buck mode and boost mode due to the speed limitation of standard analog circuit. A transition mode using a digital dither technique is adopted and the output voltage ripple is reduced when the input voltage is close to the output voltage. Furthermore, the average inductor current is also reduced in the proposed transition mode. The converter has been designed with a standard a 0.5 µm CMOS process. The peak efficiency is 96% and the output voltage ripple is reduced to less than 10 mV in the transition mode.\",\"PeriodicalId\":6363,\"journal\":{\"name\":\"2011 IEEE International Conference of Electron Devices and Solid-State Circuits\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE International Conference of Electron Devices and Solid-State Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2011.6117631\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE International Conference of Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2011.6117631","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种高效率、输出电压纹波小的升压/降压DC-DC变换器。为了减少开关损耗和提高效率，当输入电压高于或低于输出电压时，变换器工作在降压或升压模式。然而，由于标准模拟电路的速度限制，在降压模式和升压模式的边界处会出现较大的输出电压纹波。采用数字抖动技术的过渡模式，当输入电压接近输出电压时，输出电压纹波减小。此外，在所提出的转换模式下，平均电感电流也减小了。转换器采用标准的0.5µm CMOS工艺设计。在转换模式下，峰值效率达到96%，输出电压纹波降低到10 mV以下。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A digital dither controlled step-up/step-down DC-DC converter with smooth transition

A step-up/step-down DC-DC converter with high efficiency and small output voltage ripple is proposed in this paper. To reduce the switching loss and improve the efficiency, the converter operates in buck or boost mode when the input voltage is much higher or lower than the output voltage. However, a large output voltage ripple appears at the boundary of buck mode and boost mode due to the speed limitation of standard analog circuit. A transition mode using a digital dither technique is adopted and the output voltage ripple is reduced when the input voltage is close to the output voltage. Furthermore, the average inductor current is also reduced in the proposed transition mode. The converter has been designed with a standard a 0.5 µm CMOS process. The peak efficiency is 96% and the output voltage ripple is reduced to less than 10 mV in the transition mode.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 IEEE International Conference of Electron Devices and Solid-State Circuits

自引率

0.00%

发文量