基于FPGA的TDC使用Virtex-4 ISERDES块

IEEE Nuclear Science Symposuim & Medical Imaging Conference Pub Date : 2010-12-01 DOI:10.1109/NSSMIC.2010.5874005

G. Hegyesi, G. Kalinka, J. Molnár, F. Nagy, J. Imrek, I. Valastyán, Z. Szabó

{"title":"基于FPGA的TDC使用Virtex-4 ISERDES块","authors":"G. Hegyesi, G. Kalinka, J. Molnár, F. Nagy, J. Imrek, I. Valastyán, Z. Szabó","doi":"10.1109/NSSMIC.2010.5874005","DOIUrl":null,"url":null,"abstract":"We report on the implementation of an interleaving TDC architecture based on Virtex-4 ISERDES blocks. Multiple ISERDES blocks are used for each input channel in a split-phase arrangement. The architecture has moderate resolution (312 ps in this implementation), it is not sensitive to PVT variations, requires only limited FPGA resources, and thus suitable for high channel counts.","PeriodicalId":13048,"journal":{"name":"IEEE Nuclear Science Symposuim & Medical Imaging Conference","volume":"1 1","pages":"1413-1415"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"FPGA based TDC using Virtex-4 ISERDES blocks\",\"authors\":\"G. Hegyesi, G. Kalinka, J. Molnár, F. Nagy, J. Imrek, I. Valastyán, Z. Szabó\",\"doi\":\"10.1109/NSSMIC.2010.5874005\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report on the implementation of an interleaving TDC architecture based on Virtex-4 ISERDES blocks. Multiple ISERDES blocks are used for each input channel in a split-phase arrangement. The architecture has moderate resolution (312 ps in this implementation), it is not sensitive to PVT variations, requires only limited FPGA resources, and thus suitable for high channel counts.\",\"PeriodicalId\":13048,\"journal\":{\"name\":\"IEEE Nuclear Science Symposuim & Medical Imaging Conference\",\"volume\":\"1 1\",\"pages\":\"1413-1415\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Nuclear Science Symposuim & Medical Imaging Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NSSMIC.2010.5874005\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Nuclear Science Symposuim & Medical Imaging Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NSSMIC.2010.5874005","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

我们报告了基于Virtex-4 ISERDES块的交错TDC架构的实现。在分相安排中，每个输入通道使用多个ISERDES块。该架构具有中等分辨率(在本实现中为312 ps)，对PVT变化不敏感，只需要有限的FPGA资源，因此适合高通道计数。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

FPGA based TDC using Virtex-4 ISERDES blocks

We report on the implementation of an interleaving TDC architecture based on Virtex-4 ISERDES blocks. Multiple ISERDES blocks are used for each input channel in a split-phase arrangement. The architecture has moderate resolution (312 ps in this implementation), it is not sensitive to PVT variations, requires only limited FPGA resources, and thus suitable for high channel counts.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Nuclear Science Symposuim & Medical Imaging Conference

自引率

0.00%

发文量