MD5和RIPEMD-160哈希算法的统一架构

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI:10.1109/ISCAS.2004.1329415

Chiu-Wah Ng, T. Ng, K. Yip

{"title":"MD5和RIPEMD-160哈希算法的统一架构","authors":"Chiu-Wah Ng, T. Ng, K. Yip","doi":"10.1109/ISCAS.2004.1329415","DOIUrl":null,"url":null,"abstract":"Hash algorithms are important components in many cryptographic applications and security protocol suites. In this paper, a unified architecture for MD5 and RIPEMD-160 hash algorithms is developed. These two algorithms are different in speed and security level. Therefore, a unified hardware design allows applications to switch from one algorithm to another based on different requirements. The architecture has been implemented using Altera's EPF10K50SBC356-1, providing a throughput over 200 Mbits/s for MD5 and 80 Mbits/s for RIPEMD-160 when operated at 26.66 MHz with a resource utilization of 1964LC.","PeriodicalId":6445,"journal":{"name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","volume":"15 1","pages":"II-889"},"PeriodicalIF":0.0000,"publicationDate":"2004-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"42","resultStr":"{\"title\":\"A unified architecture of MD5 and RIPEMD-160 hash algorithms\",\"authors\":\"Chiu-Wah Ng, T. Ng, K. Yip\",\"doi\":\"10.1109/ISCAS.2004.1329415\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hash algorithms are important components in many cryptographic applications and security protocol suites. In this paper, a unified architecture for MD5 and RIPEMD-160 hash algorithms is developed. These two algorithms are different in speed and security level. Therefore, a unified hardware design allows applications to switch from one algorithm to another based on different requirements. The architecture has been implemented using Altera's EPF10K50SBC356-1, providing a throughput over 200 Mbits/s for MD5 and 80 Mbits/s for RIPEMD-160 when operated at 26.66 MHz with a resource utilization of 1964LC.\",\"PeriodicalId\":6445,\"journal\":{\"name\":\"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)\",\"volume\":\"15 1\",\"pages\":\"II-889\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"42\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2004.1329415\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2004.1329415","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 42

摘要

哈希算法是许多加密应用程序和安全协议套件中的重要组成部分。本文提出了MD5和RIPEMD-160哈希算法的统一体系结构。这两种算法在速度和安全级别上有所不同。因此，统一的硬件设计允许应用程序根据不同的需求从一种算法切换到另一种算法。该架构使用Altera的EPF10K50SBC356-1实现，当工作在26.66 MHz时，MD5的吞吐量超过200 mbit /s, RIPEMD-160的吞吐量超过80 mbit /s，资源利用率为1964LC。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A unified architecture of MD5 and RIPEMD-160 hash algorithms

Hash algorithms are important components in many cryptographic applications and security protocol suites. In this paper, a unified architecture for MD5 and RIPEMD-160 hash algorithms is developed. These two algorithms are different in speed and security level. Therefore, a unified hardware design allows applications to switch from one algorithm to another based on different requirements. The architecture has been implemented using Altera's EPF10K50SBC356-1, providing a throughput over 200 Mbits/s for MD5 and 80 Mbits/s for RIPEMD-160 when operated at 26.66 MHz with a resource utilization of 1964LC.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

自引率

0.00%

发文量