赋值任务的记忆优化器

Gerardo Marcos Tornez-Xavier, L. M. Flores-Nava, F. Gómez-Castañeda, J. Moreno-Cadenas
{"title":"赋值任务的记忆优化器","authors":"Gerardo Marcos Tornez-Xavier, L. M. Flores-Nava, F. Gómez-Castañeda, J. Moreno-Cadenas","doi":"10.1109/ICEEE.2018.8533979","DOIUrl":null,"url":null,"abstract":"This work shows an analog CMOS matrix compatible with memristors, where they work as dynamic resistors. They are also programmed to initial state values according to one assignment optimization task, taken here as an application vehicle. The whole matrix accomplishes a parallel competitive computation, where a winner-take-all mechanism is inherent by architecture. The expected complexity due to area in silicon of this memristive circuit and its connectivity are moderate, as is evident from observing its electrical diagram. Also, its performance is acceptable as proven via SPICE simulations, using 0.5-micron CMOS process. Lower processing time might be possible with latest CMOS technologies.","PeriodicalId":6924,"journal":{"name":"2018 15th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","volume":"16 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Memristive Optimizer for the Assignment Task\",\"authors\":\"Gerardo Marcos Tornez-Xavier, L. M. Flores-Nava, F. Gómez-Castañeda, J. Moreno-Cadenas\",\"doi\":\"10.1109/ICEEE.2018.8533979\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work shows an analog CMOS matrix compatible with memristors, where they work as dynamic resistors. They are also programmed to initial state values according to one assignment optimization task, taken here as an application vehicle. The whole matrix accomplishes a parallel competitive computation, where a winner-take-all mechanism is inherent by architecture. The expected complexity due to area in silicon of this memristive circuit and its connectivity are moderate, as is evident from observing its electrical diagram. Also, its performance is acceptable as proven via SPICE simulations, using 0.5-micron CMOS process. Lower processing time might be possible with latest CMOS technologies.\",\"PeriodicalId\":6924,\"journal\":{\"name\":\"2018 15th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)\",\"volume\":\"16 1\",\"pages\":\"1-5\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 15th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEEE.2018.8533979\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 15th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEEE.2018.8533979","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

这项工作展示了与忆阻器兼容的模拟CMOS矩阵,其中它们作为动态电阻工作。它们也被编程为初始状态值,根据一个分配优化任务,这里作为一个应用程序的载体。整个矩阵完成了一个并行竞争计算,其中赢家通吃的机制是由架构固有的。由于该忆阻电路的硅面积及其连接性的预期复杂性是适度的,从观察其电学图可以明显看出。此外,它的性能是可以接受的,通过SPICE模拟证明,使用0.5微米CMOS工艺。采用最新的CMOS技术,可以缩短加工时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Memristive Optimizer for the Assignment Task
This work shows an analog CMOS matrix compatible with memristors, where they work as dynamic resistors. They are also programmed to initial state values according to one assignment optimization task, taken here as an application vehicle. The whole matrix accomplishes a parallel competitive computation, where a winner-take-all mechanism is inherent by architecture. The expected complexity due to area in silicon of this memristive circuit and its connectivity are moderate, as is evident from observing its electrical diagram. Also, its performance is acceptable as proven via SPICE simulations, using 0.5-micron CMOS process. Lower processing time might be possible with latest CMOS technologies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信