采用异构集成的InP HBT和Si CMOS技术,实现了输出功率为16dBm的w波段发射通道和直流功耗为58.6mW的接收通道

Ahmed S. H. Ahmed, A. Simsek, A. Farid, A. Carter, M. Urteaga, M. Rodwell
{"title":"采用异构集成的InP HBT和Si CMOS技术,实现了输出功率为16dBm的w波段发射通道和直流功耗为58.6mW的接收通道","authors":"Ahmed S. H. Ahmed, A. Simsek, A. Farid, A. Carter, M. Urteaga, M. Rodwell","doi":"10.1109/mwsym.2019.8701000","DOIUrl":null,"url":null,"abstract":"We report a high output power transmitter and a low DC power receiver front-end channels of a phased array transceiver, designed in heterogeneously integrated 250 nm InP HBT and 130 nm Si CMOS technologies. The transmitter channel consists of a variable gain amplifier, an IQ-vector-modulator-based phase shifter, and a power amplifier. External Analog control signals are used to adjust the phase shifter and VGA states. The transmitter has a saturated output power of 16dBm at 90GHz while consuming 885mW DC power. The receiver channel uses a low noise amplifier with a similar phase shifter, and a variable gain amplifier. 4-bit DACs are implemented in the CMOS to control the phase shifter and VGA. The overall the receiver channel has ~26dB small signal gain at 58.6 mW DC power dissipation. The areas of the transmitter and receiver channels are 2.7x0.81mm2 and 2.1x0.76mm2 respectively.","PeriodicalId":6720,"journal":{"name":"2019 IEEE MTT-S International Microwave Symposium (IMS)","volume":"106 1","pages":"654-657"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A W-Band transmitter channel with 16dBm output power and a receiver channel with 58.6mW DC power consumption using heterogeneously integrated InP HBT and Si CMOS technologies\",\"authors\":\"Ahmed S. H. Ahmed, A. Simsek, A. Farid, A. Carter, M. Urteaga, M. Rodwell\",\"doi\":\"10.1109/mwsym.2019.8701000\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report a high output power transmitter and a low DC power receiver front-end channels of a phased array transceiver, designed in heterogeneously integrated 250 nm InP HBT and 130 nm Si CMOS technologies. The transmitter channel consists of a variable gain amplifier, an IQ-vector-modulator-based phase shifter, and a power amplifier. External Analog control signals are used to adjust the phase shifter and VGA states. The transmitter has a saturated output power of 16dBm at 90GHz while consuming 885mW DC power. The receiver channel uses a low noise amplifier with a similar phase shifter, and a variable gain amplifier. 4-bit DACs are implemented in the CMOS to control the phase shifter and VGA. The overall the receiver channel has ~26dB small signal gain at 58.6 mW DC power dissipation. The areas of the transmitter and receiver channels are 2.7x0.81mm2 and 2.1x0.76mm2 respectively.\",\"PeriodicalId\":6720,\"journal\":{\"name\":\"2019 IEEE MTT-S International Microwave Symposium (IMS)\",\"volume\":\"106 1\",\"pages\":\"654-657\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE MTT-S International Microwave Symposium (IMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/mwsym.2019.8701000\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE MTT-S International Microwave Symposium (IMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/mwsym.2019.8701000","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

我们报道了一种高输出功率发射器和低直流功率接收器的相控阵收发器前端通道,采用异质集成250纳米InP HBT和130纳米Si CMOS技术设计。发射信道由可变增益放大器、基于iq矢量调制器的移相器和功率放大器组成。外部模拟控制信号用于调整移相器和VGA状态。发射机在90GHz时的饱和输出功率为16dBm,而直流功耗为885mW。接收通道使用具有类似移相器的低噪声放大器和可变增益放大器。在CMOS中实现4位dac来控制移相器和VGA。总体而言,接收通道在58.6 mW直流功耗下具有~26dB的小信号增益。发射信道面积为2.7x0.81mm2,接收信道面积为2.1x0.76mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A W-Band transmitter channel with 16dBm output power and a receiver channel with 58.6mW DC power consumption using heterogeneously integrated InP HBT and Si CMOS technologies
We report a high output power transmitter and a low DC power receiver front-end channels of a phased array transceiver, designed in heterogeneously integrated 250 nm InP HBT and 130 nm Si CMOS technologies. The transmitter channel consists of a variable gain amplifier, an IQ-vector-modulator-based phase shifter, and a power amplifier. External Analog control signals are used to adjust the phase shifter and VGA states. The transmitter has a saturated output power of 16dBm at 90GHz while consuming 885mW DC power. The receiver channel uses a low noise amplifier with a similar phase shifter, and a variable gain amplifier. 4-bit DACs are implemented in the CMOS to control the phase shifter and VGA. The overall the receiver channel has ~26dB small signal gain at 58.6 mW DC power dissipation. The areas of the transmitter and receiver channels are 2.7x0.81mm2 and 2.1x0.76mm2 respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信