基于碳纳米管-场效应管模型的大规模集成电路仿真

Zhikai Wang, Wenfei Hu, Ziyu Gu, Wenyuan Zhang, S.-D. Yin, Ruitao Wang, Jian Zhang, Yan Wang
{"title":"基于碳纳米管-场效应管模型的大规模集成电路仿真","authors":"Zhikai Wang, Wenfei Hu, Ziyu Gu, Wenyuan Zhang, S.-D. Yin, Ruitao Wang, Jian Zhang, Yan Wang","doi":"10.1109/ICICDT51558.2021.9626539","DOIUrl":null,"url":null,"abstract":"Carbon nanotube field-effect transistor (CNT-FET), as a kind of efficient device, is expected to be the mainstream product of complementary metal–oxide–semi-conductor (CMOS) integrated circuits (ICs). The simulation based on SPICE model plays a significant role before ICs been fabricated. However, most of the previous circuits and simulations are based on only P-type CNT model. In this paper, we build N-type and P-type CNT model by denominator numerator fit (DNFIT) technique, perform successfully large-scale (>1000) CNT CMOS ICs simulation on CADENCE for the first time. The simulation results show that large scale CNT CMOS ICs can achieve correct logic performance.","PeriodicalId":6737,"journal":{"name":"2021 International Conference on IC Design and Technology (ICICDT)","volume":"21 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Large-scale Integrated Circuits Simulation Based on CNT-FET Model\",\"authors\":\"Zhikai Wang, Wenfei Hu, Ziyu Gu, Wenyuan Zhang, S.-D. Yin, Ruitao Wang, Jian Zhang, Yan Wang\",\"doi\":\"10.1109/ICICDT51558.2021.9626539\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Carbon nanotube field-effect transistor (CNT-FET), as a kind of efficient device, is expected to be the mainstream product of complementary metal–oxide–semi-conductor (CMOS) integrated circuits (ICs). The simulation based on SPICE model plays a significant role before ICs been fabricated. However, most of the previous circuits and simulations are based on only P-type CNT model. In this paper, we build N-type and P-type CNT model by denominator numerator fit (DNFIT) technique, perform successfully large-scale (>1000) CNT CMOS ICs simulation on CADENCE for the first time. The simulation results show that large scale CNT CMOS ICs can achieve correct logic performance.\",\"PeriodicalId\":6737,\"journal\":{\"name\":\"2021 International Conference on IC Design and Technology (ICICDT)\",\"volume\":\"21 1\",\"pages\":\"1-4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 International Conference on IC Design and Technology (ICICDT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT51558.2021.9626539\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on IC Design and Technology (ICICDT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT51558.2021.9626539","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

碳纳米管场效应晶体管(CNT-FET)作为一种高效器件,有望成为互补金属氧化物半导体(CMOS)集成电路的主流产品。在集成电路制造前,基于SPICE模型的仿真具有重要的意义。然而,以往大多数电路和仿真都是基于p型碳纳米管模型。本文采用DNFIT(分母分子拟合)技术建立了n型和p型碳纳米管模型,并首次在CADENCE上成功进行了大规模(bbb1000)碳纳米管CMOS模拟。仿真结果表明,大规模碳纳米管CMOS集成电路可以实现正确的逻辑性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Large-scale Integrated Circuits Simulation Based on CNT-FET Model
Carbon nanotube field-effect transistor (CNT-FET), as a kind of efficient device, is expected to be the mainstream product of complementary metal–oxide–semi-conductor (CMOS) integrated circuits (ICs). The simulation based on SPICE model plays a significant role before ICs been fabricated. However, most of the previous circuits and simulations are based on only P-type CNT model. In this paper, we build N-type and P-type CNT model by denominator numerator fit (DNFIT) technique, perform successfully large-scale (>1000) CNT CMOS ICs simulation on CADENCE for the first time. The simulation results show that large scale CNT CMOS ICs can achieve correct logic performance.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信