电荷阱闪存位元在180nm CMOS逻辑晶圆厂的演示

S. Sadana, M. Gupta, R. Shankar, S. Singla, H. S. Jatana, U. Ganguly
{"title":"电荷阱闪存位元在180nm CMOS逻辑晶圆厂的演示","authors":"S. Sadana, M. Gupta, R. Shankar, S. Singla, H. S. Jatana, U. Ganguly","doi":"10.1109/icee44586.2018.8937900","DOIUrl":null,"url":null,"abstract":"Embedded non-volatile memory demand has increased manifolds in the recent time because it offers increased functionality and security for the systems. Microcontrollers, secure microprocessor need both advanced logic and NVM on the same die. Flash memory is the most mature memory used as Multi-Time Programmable Non-Volatile Memory (NVM). Traditionally Floating gate flash memory is the most commonly used flash technology where the charge is stored on the conducting floating gate. Floating gate memory is difficult to integrate in the logic process due to complex process integration and need 8-9 extra masks in the logic process to integrate flash technology. In this paper, we demonstrate Si3 N44 Charge Trap Flash (CTF) technology in 180nm CMOS fab. CTF is relatively easy to integrate and require few masks. The initial results show millisecond Program/Erase(P/E) speed, memory window of more than 1V after 1000 cycles and excellent retention with no bit flip after $250^{\\circ}\\mathrm{C}$ bake for 6 hours.","PeriodicalId":6590,"journal":{"name":"2018 4th IEEE International Conference on Emerging Electronics (ICEE)","volume":"59 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Demonstration of Charge Trap Flash Bit-Cell in 180nm CMOS Logic Foundry\",\"authors\":\"S. Sadana, M. Gupta, R. Shankar, S. Singla, H. S. Jatana, U. Ganguly\",\"doi\":\"10.1109/icee44586.2018.8937900\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Embedded non-volatile memory demand has increased manifolds in the recent time because it offers increased functionality and security for the systems. Microcontrollers, secure microprocessor need both advanced logic and NVM on the same die. Flash memory is the most mature memory used as Multi-Time Programmable Non-Volatile Memory (NVM). Traditionally Floating gate flash memory is the most commonly used flash technology where the charge is stored on the conducting floating gate. Floating gate memory is difficult to integrate in the logic process due to complex process integration and need 8-9 extra masks in the logic process to integrate flash technology. In this paper, we demonstrate Si3 N44 Charge Trap Flash (CTF) technology in 180nm CMOS fab. CTF is relatively easy to integrate and require few masks. The initial results show millisecond Program/Erase(P/E) speed, memory window of more than 1V after 1000 cycles and excellent retention with no bit flip after $250^{\\\\circ}\\\\mathrm{C}$ bake for 6 hours.\",\"PeriodicalId\":6590,\"journal\":{\"name\":\"2018 4th IEEE International Conference on Emerging Electronics (ICEE)\",\"volume\":\"59 1\",\"pages\":\"1-4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 4th IEEE International Conference on Emerging Electronics (ICEE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/icee44586.2018.8937900\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 4th IEEE International Conference on Emerging Electronics (ICEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icee44586.2018.8937900","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

嵌入式非易失性存储器的需求在最近增加了,因为它为系统提供了更多的功能和安全性。微控制器,安全微处理器需要先进的逻辑和NVM在同一个芯片上。闪存是目前最成熟的多时间可编程非易失性存储器(NVM)。传统的浮栅闪存是最常用的闪存技术,其电荷存储在导电浮栅上。浮门存储器由于过程集成复杂,在逻辑过程中难以集成,需要在逻辑过程中额外增加8-9个掩模来集成闪存技术。在本文中,我们在180nm CMOS晶圆厂中演示了si3n44电荷阱闪蒸(CTF)技术。CTF相对容易集成,并且需要很少的掩模。初步结果表明,程序/擦除(P/E)速度为毫秒级,在1000个周期后内存窗口大于1V,并且在$250^{\circ}\ maththrm {C}$烘烤6小时后保持良好,无位翻转。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Demonstration of Charge Trap Flash Bit-Cell in 180nm CMOS Logic Foundry
Embedded non-volatile memory demand has increased manifolds in the recent time because it offers increased functionality and security for the systems. Microcontrollers, secure microprocessor need both advanced logic and NVM on the same die. Flash memory is the most mature memory used as Multi-Time Programmable Non-Volatile Memory (NVM). Traditionally Floating gate flash memory is the most commonly used flash technology where the charge is stored on the conducting floating gate. Floating gate memory is difficult to integrate in the logic process due to complex process integration and need 8-9 extra masks in the logic process to integrate flash technology. In this paper, we demonstrate Si3 N44 Charge Trap Flash (CTF) technology in 180nm CMOS fab. CTF is relatively easy to integrate and require few masks. The initial results show millisecond Program/Erase(P/E) speed, memory window of more than 1V after 1000 cycles and excellent retention with no bit flip after $250^{\circ}\mathrm{C}$ bake for 6 hours.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信