模糊有限状态机实现的设计流程

IF 1.3 Q3 COMPUTER SCIENCE, INFORMATION SYSTEMS
Yi-Ren Chen, Shih-Hsu Huang
{"title":"模糊有限状态机实现的设计流程","authors":"Yi-Ren Chen, Shih-Hsu Huang","doi":"10.1109/IET-ICETA56553.2022.9971497","DOIUrl":null,"url":null,"abstract":"Hardware obfuscation is a useful technique for IP (intellectual property) protection. Several previous works have paid attention to the design of obfuscated FSM (finite state machine). Their common way is to insert an extra obfuscation mode to prevent the attackers from entering the normal mode. Based on the concept of obfuscation mode, in this paper, we study the design flow for FPGA implementation. The proposed design flow includes two main steps: RTL coding (for the obfuscation mode) followed by FPGA synthesis. Experiments with a real circuit show that the FPGA implementation can work without any degradation on circuit speed.","PeriodicalId":46240,"journal":{"name":"IET Networks","volume":null,"pages":null},"PeriodicalIF":1.3000,"publicationDate":"2022-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design Flow for The Implementation of Obfuscated Finite State Machines\",\"authors\":\"Yi-Ren Chen, Shih-Hsu Huang\",\"doi\":\"10.1109/IET-ICETA56553.2022.9971497\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hardware obfuscation is a useful technique for IP (intellectual property) protection. Several previous works have paid attention to the design of obfuscated FSM (finite state machine). Their common way is to insert an extra obfuscation mode to prevent the attackers from entering the normal mode. Based on the concept of obfuscation mode, in this paper, we study the design flow for FPGA implementation. The proposed design flow includes two main steps: RTL coding (for the obfuscation mode) followed by FPGA synthesis. Experiments with a real circuit show that the FPGA implementation can work without any degradation on circuit speed.\",\"PeriodicalId\":46240,\"journal\":{\"name\":\"IET Networks\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.3000,\"publicationDate\":\"2022-10-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IET Networks\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IET-ICETA56553.2022.9971497\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, INFORMATION SYSTEMS\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Networks","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IET-ICETA56553.2022.9971497","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, INFORMATION SYSTEMS","Score":null,"Total":0}
引用次数: 1

摘要

硬件混淆是IP(知识产权)保护的一种有用技术。以前的一些工作已经关注了模糊有限状态机的设计。他们常用的方法是插入一个额外的混淆模式,以防止攻击者进入正常模式。基于混淆模式的概念,本文研究了FPGA实现的设计流程。提出的设计流程包括两个主要步骤:RTL编码(用于混淆模式),然后是FPGA合成。实际电路的实验表明,FPGA实现可以在不降低电路速度的情况下工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design Flow for The Implementation of Obfuscated Finite State Machines
Hardware obfuscation is a useful technique for IP (intellectual property) protection. Several previous works have paid attention to the design of obfuscated FSM (finite state machine). Their common way is to insert an extra obfuscation mode to prevent the attackers from entering the normal mode. Based on the concept of obfuscation mode, in this paper, we study the design flow for FPGA implementation. The proposed design flow includes two main steps: RTL coding (for the obfuscation mode) followed by FPGA synthesis. Experiments with a real circuit show that the FPGA implementation can work without any degradation on circuit speed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IET Networks
IET Networks COMPUTER SCIENCE, INFORMATION SYSTEMS-
CiteScore
5.00
自引率
0.00%
发文量
41
审稿时长
33 weeks
期刊介绍: IET Networks covers the fundamental developments and advancing methodologies to achieve higher performance, optimized and dependable future networks. IET Networks is particularly interested in new ideas and superior solutions to the known and arising technological development bottlenecks at all levels of networking such as topologies, protocols, routing, relaying and resource-allocation for more efficient and more reliable provision of network services. Topics include, but are not limited to: Network Architecture, Design and Planning, Network Protocol, Software, Analysis, Simulation and Experiment, Network Technologies, Applications and Services, Network Security, Operation and Management.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信