A. Striegler, F. Flach, T. Lindner, C. Chee, P. Jain, Madhan Kanniyappan
{"title":"先进的晶圆背面斜角表征使用几何测量","authors":"A. Striegler, F. Flach, T. Lindner, C. Chee, P. Jain, Madhan Kanniyappan","doi":"10.1109/ASMC49169.2020.9185196","DOIUrl":null,"url":null,"abstract":"Throughout high volume semiconductor manufacturing processing, many factors influence wafer defectivity, including the backside bevel shape of the wafer. This paper shows the relationship between the critical edge on the backside bevel of an incoming wafer and the specific defect level during manufacturing. A new methodology to characterize this critical backside bevel shape is presented. This characterization utilizes the PWG™ patterned wafer geometry metrology system and a known curvature metric (ZDD) [1]. The novelty of the methodology is the extension of the measurement radius closer to the wafer apex.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"46 1","pages":"1-6"},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Advanced wafer backside bevel characterization using a geometry measurement\",\"authors\":\"A. Striegler, F. Flach, T. Lindner, C. Chee, P. Jain, Madhan Kanniyappan\",\"doi\":\"10.1109/ASMC49169.2020.9185196\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Throughout high volume semiconductor manufacturing processing, many factors influence wafer defectivity, including the backside bevel shape of the wafer. This paper shows the relationship between the critical edge on the backside bevel of an incoming wafer and the specific defect level during manufacturing. A new methodology to characterize this critical backside bevel shape is presented. This characterization utilizes the PWG™ patterned wafer geometry metrology system and a known curvature metric (ZDD) [1]. The novelty of the methodology is the extension of the measurement radius closer to the wafer apex.\",\"PeriodicalId\":6771,\"journal\":{\"name\":\"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"volume\":\"46 1\",\"pages\":\"1-6\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC49169.2020.9185196\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC49169.2020.9185196","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Advanced wafer backside bevel characterization using a geometry measurement
Throughout high volume semiconductor manufacturing processing, many factors influence wafer defectivity, including the backside bevel shape of the wafer. This paper shows the relationship between the critical edge on the backside bevel of an incoming wafer and the specific defect level during manufacturing. A new methodology to characterize this critical backside bevel shape is presented. This characterization utilizes the PWG™ patterned wafer geometry metrology system and a known curvature metric (ZDD) [1]. The novelty of the methodology is the extension of the measurement radius closer to the wafer apex.