A. Bajwa, SivaChandra Jangam, Saptadeep Pal, N. Marathe, T. Bai, T. Fukushima, M. Goorsky, S. Iyer
{"title":"采用热压缩键合技术在细间距(≤10µm)处进行异质集成","authors":"A. Bajwa, SivaChandra Jangam, Saptadeep Pal, N. Marathe, T. Bai, T. Fukushima, M. Goorsky, S. Iyer","doi":"10.1109/ECTC.2017.240","DOIUrl":null,"url":null,"abstract":"The scaling of package and circuit board dimensions is central to heterogeneous system integration. We describe our solderless direct metal-to-metal low pressure ( 20 MPa. The combined reduction of dielet interconnect pitch, dielet-to-dielet spacing and trace pitch will enable a Moore's law for packaging.","PeriodicalId":6557,"journal":{"name":"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)","volume":"6 1","pages":"1276-1284"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"59","resultStr":"{\"title\":\"Heterogeneous Integration at Fine Pitch (≤ 10 µm) Using Thermal Compression Bonding\",\"authors\":\"A. Bajwa, SivaChandra Jangam, Saptadeep Pal, N. Marathe, T. Bai, T. Fukushima, M. Goorsky, S. Iyer\",\"doi\":\"10.1109/ECTC.2017.240\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The scaling of package and circuit board dimensions is central to heterogeneous system integration. We describe our solderless direct metal-to-metal low pressure ( 20 MPa. The combined reduction of dielet interconnect pitch, dielet-to-dielet spacing and trace pitch will enable a Moore's law for packaging.\",\"PeriodicalId\":6557,\"journal\":{\"name\":\"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)\",\"volume\":\"6 1\",\"pages\":\"1276-1284\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"59\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC.2017.240\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2017.240","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Heterogeneous Integration at Fine Pitch (≤ 10 µm) Using Thermal Compression Bonding
The scaling of package and circuit board dimensions is central to heterogeneous system integration. We describe our solderless direct metal-to-metal low pressure ( 20 MPa. The combined reduction of dielet interconnect pitch, dielet-to-dielet spacing and trace pitch will enable a Moore's law for packaging.