利用时钟门控技术提高网络礼仪的逻辑故障和(面积功耗)泄漏对密码系统的影响

IF 1.1 4区 农林科学 Q3 AGRICULTURE, DAIRY & ANIMAL SCIENCE
Akhigbe-mudu Thursday Ehis
{"title":"利用时钟门控技术提高网络礼仪的逻辑故障和(面积功耗)泄漏对密码系统的影响","authors":"Akhigbe-mudu Thursday Ehis","doi":"10.14295/bjs.v2i12.364","DOIUrl":null,"url":null,"abstract":"The last century has seen an evolution in technology that has improved communication systems and, in general, made life easier for people. Our communication systems have become faster and more dependable as a result of the explosion of gadgets and services. But, these upgrades come at a price. The power consumption is one of the most worrying costs. In recent years, the solution involved installing larger, more powerful batteries—so long as doing so did not limit mobility. Today's economic and environmental problems compel us to consider alternative solutions, like methods for lowering the power consumption of digital devices. This study focuses on using digital circuits, which promise to deliver good energy efficiency and desirable performance at very low voltage savings. Certain digital switches are allegedly redundant and not required for the circuit to function properly, yet they continue to use energy. So, one of the primary issues for low power design is reducing such redundant switches. Subthreshold conduction in digital circuits is typically seen as a “parasitic” leakage in a condition where there should ideally be no conduction. Sub-threshold activities thereby reduce the problem of lowering power consumption, but do so at the expense of system throughput deterioration, fluctuations in system stability and functionality, temperature variations, and most critically, design space utilization. In order to minimize some of these redundant switches and to make circuits more energy-efficient while maintaining functionality, this study suggests two novel techniques. It uses an optimization method based on threshold voltage change to reduce glitch power. A glitch-free circuit netlist is created using an algorithm, while still maintaining the requisite delay performance. Using this approach results in a 6.14% overall reduction in energy consumption.","PeriodicalId":9244,"journal":{"name":"Brazilian Journal of Poultry Science","volume":null,"pages":null},"PeriodicalIF":1.1000,"publicationDate":"2023-06-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Effects of logic glitch and (area-power dissipation) leakage on cryptosystems using clock gating technique to enhance web etiquette\",\"authors\":\"Akhigbe-mudu Thursday Ehis\",\"doi\":\"10.14295/bjs.v2i12.364\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The last century has seen an evolution in technology that has improved communication systems and, in general, made life easier for people. Our communication systems have become faster and more dependable as a result of the explosion of gadgets and services. But, these upgrades come at a price. The power consumption is one of the most worrying costs. In recent years, the solution involved installing larger, more powerful batteries—so long as doing so did not limit mobility. Today's economic and environmental problems compel us to consider alternative solutions, like methods for lowering the power consumption of digital devices. This study focuses on using digital circuits, which promise to deliver good energy efficiency and desirable performance at very low voltage savings. Certain digital switches are allegedly redundant and not required for the circuit to function properly, yet they continue to use energy. So, one of the primary issues for low power design is reducing such redundant switches. Subthreshold conduction in digital circuits is typically seen as a “parasitic” leakage in a condition where there should ideally be no conduction. Sub-threshold activities thereby reduce the problem of lowering power consumption, but do so at the expense of system throughput deterioration, fluctuations in system stability and functionality, temperature variations, and most critically, design space utilization. In order to minimize some of these redundant switches and to make circuits more energy-efficient while maintaining functionality, this study suggests two novel techniques. It uses an optimization method based on threshold voltage change to reduce glitch power. A glitch-free circuit netlist is created using an algorithm, while still maintaining the requisite delay performance. Using this approach results in a 6.14% overall reduction in energy consumption.\",\"PeriodicalId\":9244,\"journal\":{\"name\":\"Brazilian Journal of Poultry Science\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.1000,\"publicationDate\":\"2023-06-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Brazilian Journal of Poultry Science\",\"FirstCategoryId\":\"97\",\"ListUrlMain\":\"https://doi.org/10.14295/bjs.v2i12.364\",\"RegionNum\":4,\"RegionCategory\":\"农林科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"AGRICULTURE, DAIRY & ANIMAL SCIENCE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Brazilian Journal of Poultry Science","FirstCategoryId":"97","ListUrlMain":"https://doi.org/10.14295/bjs.v2i12.364","RegionNum":4,"RegionCategory":"农林科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"AGRICULTURE, DAIRY & ANIMAL SCIENCE","Score":null,"Total":0}
引用次数: 0

摘要

上个世纪见证了技术的发展,它改善了通信系统,总体上使人们的生活更加便利。由于电子设备和服务的爆炸式增长,我们的通信系统变得更快、更可靠。但是,这些升级是有代价的。电力消耗是最令人担忧的成本之一。近年来,解决方案包括安装更大、更强大的电池——只要这样做不会限制移动性。当今的经济和环境问题迫使我们考虑其他解决方案,比如降低数字设备功耗的方法。这项研究的重点是使用数字电路,它有望在非常低的电压节约下提供良好的能源效率和理想的性能。据称,某些数字开关是冗余的,不需要电路正常工作,但它们继续使用能量。因此,低功耗设计的主要问题之一是减少冗余开关。在数字电路中,阈下传导通常被视为“寄生”漏,在理想情况下,应该没有传导。亚阈值活动因此减少了降低功耗的问题,但这样做的代价是系统吞吐量下降、系统稳定性和功能波动、温度变化,以及最关键的设计空间利用率。为了尽量减少这些冗余开关,并在保持功能的同时使电路更节能,这项研究提出了两种新技术。采用基于阈值电压变化的优化方法来降低故障功率。使用算法创建无故障电路网表,同时仍然保持必要的延迟性能。使用这种方法可以减少6.14%的能源消耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Effects of logic glitch and (area-power dissipation) leakage on cryptosystems using clock gating technique to enhance web etiquette
The last century has seen an evolution in technology that has improved communication systems and, in general, made life easier for people. Our communication systems have become faster and more dependable as a result of the explosion of gadgets and services. But, these upgrades come at a price. The power consumption is one of the most worrying costs. In recent years, the solution involved installing larger, more powerful batteries—so long as doing so did not limit mobility. Today's economic and environmental problems compel us to consider alternative solutions, like methods for lowering the power consumption of digital devices. This study focuses on using digital circuits, which promise to deliver good energy efficiency and desirable performance at very low voltage savings. Certain digital switches are allegedly redundant and not required for the circuit to function properly, yet they continue to use energy. So, one of the primary issues for low power design is reducing such redundant switches. Subthreshold conduction in digital circuits is typically seen as a “parasitic” leakage in a condition where there should ideally be no conduction. Sub-threshold activities thereby reduce the problem of lowering power consumption, but do so at the expense of system throughput deterioration, fluctuations in system stability and functionality, temperature variations, and most critically, design space utilization. In order to minimize some of these redundant switches and to make circuits more energy-efficient while maintaining functionality, this study suggests two novel techniques. It uses an optimization method based on threshold voltage change to reduce glitch power. A glitch-free circuit netlist is created using an algorithm, while still maintaining the requisite delay performance. Using this approach results in a 6.14% overall reduction in energy consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Brazilian Journal of Poultry Science
Brazilian Journal of Poultry Science 农林科学-奶制品与动物科学
CiteScore
1.80
自引率
9.10%
发文量
60
审稿时长
>12 weeks
期刊介绍: A Revista Brasileira de Ciência Avícola surgiu em 1999 a partir da necessidade que a comunidade científica possuía de um periódico para veiculação e publicação de seus trabalhos, com a publicação de três números anuais. A Revista conta hoje com um corpo editorial altamente qualificado e com artigos científicos desenvolvidos pelos maiores especialistas da área, o que a cada dia atrai mais leitores em busca de inovação e respaldo técnico. Devido à credibilidade que conquistou pelos esforços de sus autores, relatores e revisores, a Revista ganhou caráter de coleção, sendo consultada como fonte segura de estudo desenvolvidos na Avicultura. A partir de 2003 – volume 5 -, a Revista passou a chamar-se Brazilian Journal of Poultry Science, e todos os trabalhos passaram a ser publicados em inglês. No mesmo ano subiu para quatro o número de revistas por volume, ampliando-se assim os trabalhos publicados anualmente.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信