CAN协议安全AES加密算法实现的设计空间探索

Mohamad Sadegh Monfared, Hamid Noori, M. Abazari
{"title":"CAN协议安全AES加密算法实现的设计空间探索","authors":"Mohamad Sadegh Monfared, Hamid Noori, M. Abazari","doi":"10.1109/ICCKE48569.2019.8965120","DOIUrl":null,"url":null,"abstract":"IoT technology is growing very fast and one of the requirements of this technology is integrating different communications protocols and networks. In an IoT network, security of such a heterogeneous and large network is very important. Transport systems are part of this super network and in-vehicle protocols are used in such systems. Unfortunately, the Controller Area Network (CAN) protocol, the most popular protocol in the systems, designed without security in mind. In this paper, the Advanced Encryption Standard (AES), an encryption algorithm, is used to prevent masquerade and replay attacks in order to secure CAN protocol to an appropriate level. The paper has a plan to explore for an efficient implementation of AES encryption algorithm for the communication protocol. These implementations have been evaluated on an FPGA ML605 development board. The best implementation of the AES among 8-, 16-, 32- and 64-bit data paths has been investigated. The most important criteria for the protocol in these AES designs are such as consumed power, area, and cost in addition to providing better throughput. The 64-bit structure of the designed AES is selected which has the frequency of 21.4 MHz, significant throughput of 412.39 Mbps, reasonable area of 784 slice on Spartan III FPGA.","PeriodicalId":6685,"journal":{"name":"2019 9th International Conference on Computer and Knowledge Engineering (ICCKE)","volume":"46 1","pages":"380-385"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design Space Exploration of the AES Encryption Algorithm Implementation for Securing CAN Protocol\",\"authors\":\"Mohamad Sadegh Monfared, Hamid Noori, M. Abazari\",\"doi\":\"10.1109/ICCKE48569.2019.8965120\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"IoT technology is growing very fast and one of the requirements of this technology is integrating different communications protocols and networks. In an IoT network, security of such a heterogeneous and large network is very important. Transport systems are part of this super network and in-vehicle protocols are used in such systems. Unfortunately, the Controller Area Network (CAN) protocol, the most popular protocol in the systems, designed without security in mind. In this paper, the Advanced Encryption Standard (AES), an encryption algorithm, is used to prevent masquerade and replay attacks in order to secure CAN protocol to an appropriate level. The paper has a plan to explore for an efficient implementation of AES encryption algorithm for the communication protocol. These implementations have been evaluated on an FPGA ML605 development board. The best implementation of the AES among 8-, 16-, 32- and 64-bit data paths has been investigated. The most important criteria for the protocol in these AES designs are such as consumed power, area, and cost in addition to providing better throughput. The 64-bit structure of the designed AES is selected which has the frequency of 21.4 MHz, significant throughput of 412.39 Mbps, reasonable area of 784 slice on Spartan III FPGA.\",\"PeriodicalId\":6685,\"journal\":{\"name\":\"2019 9th International Conference on Computer and Knowledge Engineering (ICCKE)\",\"volume\":\"46 1\",\"pages\":\"380-385\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 9th International Conference on Computer and Knowledge Engineering (ICCKE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCKE48569.2019.8965120\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 9th International Conference on Computer and Knowledge Engineering (ICCKE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCKE48569.2019.8965120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

物联网技术发展非常迅速,该技术的要求之一是集成不同的通信协议和网络。在物联网网络中,这样一个异构的大型网络的安全性是非常重要的。传输系统是这个超级网络的一部分,车载协议在这些系统中使用。不幸的是,控制器区域网络(CAN)协议是系统中最流行的协议,在设计时没有考虑到安全性。本文采用高级加密标准AES (Advanced Encryption Standard)加密算法来防止伪装攻击和重放攻击,从而使CAN协议达到适当的安全级别。本文计划探索一种有效实现AES加密算法的通信协议。这些实现已经在FPGA ML605开发板上进行了评估。研究了8位、16位、32位和64位数据路径下AES的最佳实现。在这些AES设计中,最重要的协议标准除了提供更好的吞吐量外,还包括功耗、面积和成本。所设计的AES选择64位结构,频率为21.4 MHz,显著吞吐量为412.39 Mbps,在Spartan III FPGA上合理面积为784片。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design Space Exploration of the AES Encryption Algorithm Implementation for Securing CAN Protocol
IoT technology is growing very fast and one of the requirements of this technology is integrating different communications protocols and networks. In an IoT network, security of such a heterogeneous and large network is very important. Transport systems are part of this super network and in-vehicle protocols are used in such systems. Unfortunately, the Controller Area Network (CAN) protocol, the most popular protocol in the systems, designed without security in mind. In this paper, the Advanced Encryption Standard (AES), an encryption algorithm, is used to prevent masquerade and replay attacks in order to secure CAN protocol to an appropriate level. The paper has a plan to explore for an efficient implementation of AES encryption algorithm for the communication protocol. These implementations have been evaluated on an FPGA ML605 development board. The best implementation of the AES among 8-, 16-, 32- and 64-bit data paths has been investigated. The most important criteria for the protocol in these AES designs are such as consumed power, area, and cost in addition to providing better throughput. The 64-bit structure of the designed AES is selected which has the frequency of 21.4 MHz, significant throughput of 412.39 Mbps, reasonable area of 784 slice on Spartan III FPGA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信