Hysteresis-Free Negative Capacitance Effect in Metal-Ferroelectric-Insulator-Metal Capacitors with Dielectric Leakage and Interfacial Trapped Charges

The negative capacitance (NC) stabilization of a ferroelectric (FE) material can potentially provide an alternative way to further reduce the power consumption in ultra-scaled devices and thus has been of great interest in technology and science in the past decade. In this article, we present a physical picture for a better understanding of the hysteresis-free charge boost effect observed experimentally in metal-ferroelectric-insulator-metal (MFIM) capacitors. By introducing the dielectric (DE) leakage and interfacial trapped charges, our simulations of the hysteresis loops are in a strong agreement with the experimental measurements, suggesting the existence of an interfacial oxide layer at the FE-metal interface in metal-ferroelectric-metal (MFM) capacitors. Based on the pulse switching measurements, we find that the charge enhancement and hysteresis are dominated by the FE domain viscosity and DE leakage, respectively. Our simulation results show that the underlying mechanisms for the observed hysteresis-free charge enhancement in MFIM may be physically different from the alleged NC stabilization and capacitance matching. Moreover, the link between Merz's law and the phenomenological kinetic coefficient is discussed, and the possible cause of the residual charges observed after pulse switching is explained by the trapped charge dynamics at the FE-DE interface. The physical interpretation presented in this work can provide important insights into the NC effect in MFIM capacitors and future studies of low-power logic devices.