Sameet Ramakrishnan, Lucas Calderin, A. Puglielli, E. Alon, A. Niknejad, B. Nikolić
{"title":"一款集成有源对消的65nm CMOS收发器，支持1GHz至1.8GHz的FDD， +12.6dBm TX漏功率","authors":"Sameet Ramakrishnan, Lucas Calderin, A. Puglielli, E. Alon, A. Niknejad, B. Nikolić","doi":"10.1109/VLSIC.2016.7573499","DOIUrl":null,"url":null,"abstract":"This paper presents an active transmitter (TX) cancellation scheme for FDD that synthesizes a replica of the TX current in shunt with the receiver (RX), virtually shorting out the TX signal for the RX while having minimal impact on TX insertion loss. The prototype in 65nm CMOS demonstrates >50dB cancellation of a +12.6dBm peak 20MHz modulated TX signal. A receiver integrated on the same prototype is able to down-convert the RX signal at 40MHz offset with <;4.3dB noise figure (NF) degradation in the presence of the residual TX.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"74 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"A 65nm CMOS transceiver with integrated active cancellation supporting FDD from 1GHz to 1.8GHz at +12.6dBm TX power leakage\",\"authors\":\"Sameet Ramakrishnan, Lucas Calderin, A. Puglielli, E. Alon, A. Niknejad, B. Nikolić\",\"doi\":\"10.1109/VLSIC.2016.7573499\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an active transmitter (TX) cancellation scheme for FDD that synthesizes a replica of the TX current in shunt with the receiver (RX), virtually shorting out the TX signal for the RX while having minimal impact on TX insertion loss. The prototype in 65nm CMOS demonstrates >50dB cancellation of a +12.6dBm peak 20MHz modulated TX signal. A receiver integrated on the same prototype is able to down-convert the RX signal at 40MHz offset with <;4.3dB noise figure (NF) degradation in the presence of the residual TX.\",\"PeriodicalId\":6512,\"journal\":{\"name\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"volume\":\"74 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2016.7573499\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573499","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 65nm CMOS transceiver with integrated active cancellation supporting FDD from 1GHz to 1.8GHz at +12.6dBm TX power leakage
This paper presents an active transmitter (TX) cancellation scheme for FDD that synthesizes a replica of the TX current in shunt with the receiver (RX), virtually shorting out the TX signal for the RX while having minimal impact on TX insertion loss. The prototype in 65nm CMOS demonstrates >50dB cancellation of a +12.6dBm peak 20MHz modulated TX signal. A receiver integrated on the same prototype is able to down-convert the RX signal at 40MHz offset with <;4.3dB noise figure (NF) degradation in the presence of the residual TX.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
