一个快速的全集成LDO与紧凑的尺寸和低智商的SoC应用

Chunfeng Bai, Kai Zhang
{"title":"一个快速的全集成LDO与紧凑的尺寸和低智商的SoC应用","authors":"Chunfeng Bai, Kai Zhang","doi":"10.1109/ICICM54364.2021.9660274","DOIUrl":null,"url":null,"abstract":"Fully integrated LDOs are analyzed in this paper. Focused on SoC applications, a 20-mA 1.2-V full-on-chip NMOS LDO with fast transient response is designed. Compact size and low quiescent current are obtained owning the proposed adaptive biasing circuits. With only 7$-\\mu$A quiescent current, the response time to 100X positive load current step in 1-ns is only 60-ns.","PeriodicalId":6693,"journal":{"name":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"13 1","pages":"128-131"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Fast Fully-Integrated LDO with Compact-Size and LOW-IQ for SoC Applications\",\"authors\":\"Chunfeng Bai, Kai Zhang\",\"doi\":\"10.1109/ICICM54364.2021.9660274\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Fully integrated LDOs are analyzed in this paper. Focused on SoC applications, a 20-mA 1.2-V full-on-chip NMOS LDO with fast transient response is designed. Compact size and low quiescent current are obtained owning the proposed adaptive biasing circuits. With only 7$-\\\\mu$A quiescent current, the response time to 100X positive load current step in 1-ns is only 60-ns.\",\"PeriodicalId\":6693,\"journal\":{\"name\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"volume\":\"13 1\",\"pages\":\"128-131\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICM54364.2021.9660274\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICM54364.2021.9660274","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文分析了完全集成的贷款抵押贷款。针对SoC应用,设计了具有快速瞬态响应的20 ma 1.2 v全片NMOS LDO。该自适应偏置电路具有体积小、静态电流小等优点。当静态电流仅为7 μ A时,在1-ns内对100X正负载电流阶跃的响应时间仅为60-ns。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Fast Fully-Integrated LDO with Compact-Size and LOW-IQ for SoC Applications
Fully integrated LDOs are analyzed in this paper. Focused on SoC applications, a 20-mA 1.2-V full-on-chip NMOS LDO with fast transient response is designed. Compact size and low quiescent current are obtained owning the proposed adaptive biasing circuits. With only 7$-\mu$A quiescent current, the response time to 100X positive load current step in 1-ns is only 60-ns.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信