Kasem Khalil, Bappaditya Dey, Ashok Kumar V, M. Bayoumi
{"title":"基于可逆逻辑的卷积神经网络(CNN)架构","authors":"Kasem Khalil, Bappaditya Dey, Ashok Kumar V, M. Bayoumi","doi":"10.1109/MWSCAS47672.2021.9531842","DOIUrl":null,"url":null,"abstract":"Convolutional-Neural-Network (CNN) is a deep learning model, which is used extensively to solve complex image classification or computer vision problems. CNN and more complex architecture variants of it such as vggX, GoogleNet, ImageNet, etc. are widely used in various application domains such as object detection, self-driving cars, instance segmentation, Optical Character Recognition (OCR), surveillance and security systems, etc. However, operations involved under CNN are both computationally as well as memory extensive which further leads to high computational cost, area overhead, and excessive power dissipation against higher accuracy compatible architectures discussed above. In this paper, we have proposed a novel design of fully reversible-logic-based CNN architecture in the context of low-power VLSI (Very-Large-Scale-Integration) circuit synthesis. Ideally, reversible logic operations are lossless due to no information-loss mechanism, which results in Zero-heat dissipation. The proposed architecture has been implemented using VHDL on Altera Arria10 GX FPGA. The comparative analysis demonstrates that the proposed approach has achieved an approximately 19.24% decrease in overall power dissipation compared to the conventional classical approach. The proposed approach also has better scalability than the classical design approach.","PeriodicalId":6792,"journal":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"25 1","pages":"1070-1073"},"PeriodicalIF":0.0000,"publicationDate":"2021-08-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Reversible-Logic based Architecture for Convolutional Neural Network (CNN)\",\"authors\":\"Kasem Khalil, Bappaditya Dey, Ashok Kumar V, M. Bayoumi\",\"doi\":\"10.1109/MWSCAS47672.2021.9531842\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Convolutional-Neural-Network (CNN) is a deep learning model, which is used extensively to solve complex image classification or computer vision problems. CNN and more complex architecture variants of it such as vggX, GoogleNet, ImageNet, etc. are widely used in various application domains such as object detection, self-driving cars, instance segmentation, Optical Character Recognition (OCR), surveillance and security systems, etc. However, operations involved under CNN are both computationally as well as memory extensive which further leads to high computational cost, area overhead, and excessive power dissipation against higher accuracy compatible architectures discussed above. In this paper, we have proposed a novel design of fully reversible-logic-based CNN architecture in the context of low-power VLSI (Very-Large-Scale-Integration) circuit synthesis. Ideally, reversible logic operations are lossless due to no information-loss mechanism, which results in Zero-heat dissipation. The proposed architecture has been implemented using VHDL on Altera Arria10 GX FPGA. The comparative analysis demonstrates that the proposed approach has achieved an approximately 19.24% decrease in overall power dissipation compared to the conventional classical approach. The proposed approach also has better scalability than the classical design approach.\",\"PeriodicalId\":6792,\"journal\":{\"name\":\"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"volume\":\"25 1\",\"pages\":\"1070-1073\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-08-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS47672.2021.9531842\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS47672.2021.9531842","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
卷积神经网络(CNN)是一种深度学习模型,广泛用于解决复杂的图像分类或计算机视觉问题。CNN及其更复杂的架构变体,如vggX、GoogleNet、ImageNet等,被广泛应用于物体检测、自动驾驶汽车、实例分割、光学字符识别(OCR)、监控和安全系统等各个应用领域。然而,在CNN下涉及的操作在计算上和内存上都很广泛,这进一步导致了高计算成本、面积开销和过多的功耗,而不是上面讨论的更高精度兼容架构。在本文中,我们在低功耗VLSI (very large - scale integration)电路合成的背景下提出了一种基于完全可逆逻辑的CNN架构的新设计。理想情况下,可逆逻辑操作是无损的,因为没有信息丢失机制,从而导致零散热。所提出的架构已在Altera Arria10 GX FPGA上使用VHDL实现。对比分析表明,与传统的经典方法相比,该方法的总功耗降低了约19.24%。与传统设计方法相比,该方法具有更好的可扩展性。
A Reversible-Logic based Architecture for Convolutional Neural Network (CNN)
Convolutional-Neural-Network (CNN) is a deep learning model, which is used extensively to solve complex image classification or computer vision problems. CNN and more complex architecture variants of it such as vggX, GoogleNet, ImageNet, etc. are widely used in various application domains such as object detection, self-driving cars, instance segmentation, Optical Character Recognition (OCR), surveillance and security systems, etc. However, operations involved under CNN are both computationally as well as memory extensive which further leads to high computational cost, area overhead, and excessive power dissipation against higher accuracy compatible architectures discussed above. In this paper, we have proposed a novel design of fully reversible-logic-based CNN architecture in the context of low-power VLSI (Very-Large-Scale-Integration) circuit synthesis. Ideally, reversible logic operations are lossless due to no information-loss mechanism, which results in Zero-heat dissipation. The proposed architecture has been implemented using VHDL on Altera Arria10 GX FPGA. The comparative analysis demonstrates that the proposed approach has achieved an approximately 19.24% decrease in overall power dissipation compared to the conventional classical approach. The proposed approach also has better scalability than the classical design approach.