A High Speed and Wide Frequency Division Range Mixed-Signal Pulse Swallow Frequency Divider for Phase-Locked-Loop

A frequency divider for a high speed and wide band PhaseLocked-Loop (PLL) which output frequency range is from 6 GHz to 12.5 GHz, is described. The designed mixed-signal swallow pulse divider mainly includes a divide-by-8/9 dual-modulus prescaler which is based on source coupled logic (SCL) structure for achieving high speed frequency division, and a 3-bit swallow counter and an 8-bit programmable counter to achieve wide range division ratio. This divider is fabricated in 65nm CMOS process and the power supply voltage is 1.25 V. The simulation results show that the power consumption of this divider is 5.34 mW. And the divider can achieve a continuous integer division ratio from 72 to 2047 in the PLL tuning range.