串联堆叠DC-DC变换器纹波最小化的分散PWM交织技术

S. Dutta, B. Majmunović, S. Mukherjee, R. Mallik, Gab-Su Seo, D. Maksimović, Brian B. Johnson
{"title":"串联堆叠DC-DC变换器纹波最小化的分散PWM交织技术","authors":"S. Dutta, B. Majmunović, S. Mukherjee, R. Mallik, Gab-Su Seo, D. Maksimović, Brian B. Johnson","doi":"10.1109/APEC42165.2021.9487386","DOIUrl":null,"url":null,"abstract":"Cascaded dc-dc converters are commonly used in applications where distributed energy sources or loads are connected to elevated voltage levels for power transfer. In such systems, it is advantageous to minimize the ripple on the bus current and voltage by proper phase shifting of the pulse-width modulation (PWM) pulses among the converters via a method known as interleaving. Existing approaches use either a centralized controller or separate communication lines among the stacked converters to control their relative PWM switch transitions. The key drawbacks are that these methods entail significant wiring, the central controller acts as a single point of failure, and implementation on very large numbers of units is impractical. In this paper, we introduce a decentralized interleaving control (DIC) strategy that acts on local current measurements at every converter and achieves communication-free PWM interleaving among the series-stacked converters. The proposed controller is simple in structure and is shown to converge asymptotically to the interleaved state irrespective of clock drifts among the digital signal processors. Experimental results are provided for a system of five series-connected converters showing a 10× reduction in the current ripple compared to normal operation.","PeriodicalId":7050,"journal":{"name":"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Novel Decentralized PWM Interleaving Technique for Ripple Minimization in Series-stacked DC-DC Converters\",\"authors\":\"S. Dutta, B. Majmunović, S. Mukherjee, R. Mallik, Gab-Su Seo, D. Maksimović, Brian B. Johnson\",\"doi\":\"10.1109/APEC42165.2021.9487386\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Cascaded dc-dc converters are commonly used in applications where distributed energy sources or loads are connected to elevated voltage levels for power transfer. In such systems, it is advantageous to minimize the ripple on the bus current and voltage by proper phase shifting of the pulse-width modulation (PWM) pulses among the converters via a method known as interleaving. Existing approaches use either a centralized controller or separate communication lines among the stacked converters to control their relative PWM switch transitions. The key drawbacks are that these methods entail significant wiring, the central controller acts as a single point of failure, and implementation on very large numbers of units is impractical. In this paper, we introduce a decentralized interleaving control (DIC) strategy that acts on local current measurements at every converter and achieves communication-free PWM interleaving among the series-stacked converters. The proposed controller is simple in structure and is shown to converge asymptotically to the interleaved state irrespective of clock drifts among the digital signal processors. Experimental results are provided for a system of five series-connected converters showing a 10× reduction in the current ripple compared to normal operation.\",\"PeriodicalId\":7050,\"journal\":{\"name\":\"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEC42165.2021.9487386\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC42165.2021.9487386","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

级联dc-dc转换器通常用于分布式能源或负载连接到高电压电平进行电力传输的应用中。在这样的系统中,通过一种称为交错的方法,在变换器之间适当地移相脉宽调制(PWM)脉冲,可以使母线电流和电压上的纹波最小化。现有的方法要么使用集中控制器,要么在堆叠的变换器之间使用单独的通信线路来控制它们的相对PWM开关转换。主要的缺点是这些方法需要大量的布线,中央控制器充当单点故障,并且在大量单元上实现是不切实际的。本文介绍了一种分散交错控制(DIC)策略,该策略作用于每个变换器的本地电流测量,并在串联堆叠变换器之间实现无通信的PWM交错。所提出的控制器结构简单,并且与数字信号处理器之间的时钟漂移无关,可以渐近收敛到交错状态。实验结果表明,与正常工作相比,五个串联变换器系统的电流纹波减小了10倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Novel Decentralized PWM Interleaving Technique for Ripple Minimization in Series-stacked DC-DC Converters
Cascaded dc-dc converters are commonly used in applications where distributed energy sources or loads are connected to elevated voltage levels for power transfer. In such systems, it is advantageous to minimize the ripple on the bus current and voltage by proper phase shifting of the pulse-width modulation (PWM) pulses among the converters via a method known as interleaving. Existing approaches use either a centralized controller or separate communication lines among the stacked converters to control their relative PWM switch transitions. The key drawbacks are that these methods entail significant wiring, the central controller acts as a single point of failure, and implementation on very large numbers of units is impractical. In this paper, we introduce a decentralized interleaving control (DIC) strategy that acts on local current measurements at every converter and achieves communication-free PWM interleaving among the series-stacked converters. The proposed controller is simple in structure and is shown to converge asymptotically to the interleaved state irrespective of clock drifts among the digital signal processors. Experimental results are provided for a system of five series-connected converters showing a 10× reduction in the current ripple compared to normal operation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信