工艺参数和吸收层厚度对多晶CdSeTe/CdTe薄膜太阳能电池效率的影响

T. Shimpi, Carey Reich, A. Danielson, A. Munshi, Anna Kindvall, Ramesh Pandey, K. Barth, W. Sampath
{"title":"工艺参数和吸收层厚度对多晶CdSeTe/CdTe薄膜太阳能电池效率的影响","authors":"T. Shimpi, Carey Reich, A. Danielson, A. Munshi, Anna Kindvall, Ramesh Pandey, K. Barth, W. Sampath","doi":"10.1109/PVSC45281.2020.9300840","DOIUrl":null,"url":null,"abstract":"Graded absorbers devices with with CdSe0.4Te0.6 (molar basis) and CdTe were fabricated. CdCl2 treatment time, post-deposition CdCl2 anneal time and thicknesses of CdSeTe and CdTe layers were varied. Photoluminescence and electrical measurements were performed on the fabricated devices. Results revealed that the individual thicknesses of CdSeTe and CdTe is critical to overall efficiency of the devices. Device fabricated on substrate with 0.5 µm CdSeTe, 3 µm CdTe with rest of process parameters kept unchanged, produced an efficiency of 20.14%. We report highest device efficiency among academia and research institutions.","PeriodicalId":6773,"journal":{"name":"2020 47th IEEE Photovoltaic Specialists Conference (PVSC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2020-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Influence of Process Parameters and Absorber Thickness on Efficiency of Polycrystalline CdSeTe/CdTe Thin Film Solar Cells\",\"authors\":\"T. Shimpi, Carey Reich, A. Danielson, A. Munshi, Anna Kindvall, Ramesh Pandey, K. Barth, W. Sampath\",\"doi\":\"10.1109/PVSC45281.2020.9300840\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Graded absorbers devices with with CdSe0.4Te0.6 (molar basis) and CdTe were fabricated. CdCl2 treatment time, post-deposition CdCl2 anneal time and thicknesses of CdSeTe and CdTe layers were varied. Photoluminescence and electrical measurements were performed on the fabricated devices. Results revealed that the individual thicknesses of CdSeTe and CdTe is critical to overall efficiency of the devices. Device fabricated on substrate with 0.5 µm CdSeTe, 3 µm CdTe with rest of process parameters kept unchanged, produced an efficiency of 20.14%. We report highest device efficiency among academia and research institutions.\",\"PeriodicalId\":6773,\"journal\":{\"name\":\"2020 47th IEEE Photovoltaic Specialists Conference (PVSC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 47th IEEE Photovoltaic Specialists Conference (PVSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PVSC45281.2020.9300840\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 47th IEEE Photovoltaic Specialists Conference (PVSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PVSC45281.2020.9300840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

制备了CdSe0.4Te0.6(摩尔基)和CdTe的梯度吸收器件。CdCl2处理时间、沉积后CdCl2退火时间以及CdSeTe和CdTe层厚度均有变化。对制备的器件进行了光致发光和电学测量。结果表明,CdSeTe和CdTe的厚度对器件的整体效率至关重要。在其余工艺参数不变的情况下,在0.5µm CdSeTe和3µm CdTe衬底上制备的器件效率为20.14%。我们报告了学术界和研究机构中最高的设备效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Influence of Process Parameters and Absorber Thickness on Efficiency of Polycrystalline CdSeTe/CdTe Thin Film Solar Cells
Graded absorbers devices with with CdSe0.4Te0.6 (molar basis) and CdTe were fabricated. CdCl2 treatment time, post-deposition CdCl2 anneal time and thicknesses of CdSeTe and CdTe layers were varied. Photoluminescence and electrical measurements were performed on the fabricated devices. Results revealed that the individual thicknesses of CdSeTe and CdTe is critical to overall efficiency of the devices. Device fabricated on substrate with 0.5 µm CdSeTe, 3 µm CdTe with rest of process parameters kept unchanged, produced an efficiency of 20.14%. We report highest device efficiency among academia and research institutions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信