柔性电子系统用A - igzo TFTs片上时钟发生器的比较研究

Nishtha Wadhwa, J. Martins, P. Bahubalindruni, Sujay Deb, P. Barquinha
{"title":"柔性电子系统用A - igzo TFTs片上时钟发生器的比较研究","authors":"Nishtha Wadhwa, J. Martins, P. Bahubalindruni, Sujay Deb, P. Barquinha","doi":"10.1109/IFETC.2018.8583926","DOIUrl":null,"url":null,"abstract":"This paper presents a comparitive study of ring oscillators (RO) using amorphous Indium Gallium Zinc Oxide (a-IGZO) thin-film transistors (TFTs) to implement on-chip clock generator for flexible electronic systems. A five-stage RO has been implemented with different inverter topologies using IGZO TFTs, which includes Diode connected load, Capacitive bootstrapping (BS), Pseudo-CMOS and Pseudo-CMOS bootstrapping architectures. These topologies have been simulated using in-house IGZO TFT models under similar conditions using different power supplies (10 V, 15 V and 20 V) in cadence environment. Among all architechtures Capacitive bootstrapping RO has ensured highest frequency of operation in the order of MHz and an output swing of 82% of VDD. Whereas, Pseudo-CMOS based RO provides the lowest power consumption in the order of μW with an output swing of 57% of VDD. On the other hand, the combination of Pseudo CMOS and bootstrapping has ensured highest voltage swing of 95% of VDD. In terms of power delay product (PDP) BS RO is superior with respect to other topologies. This work provides a clear insight to the designer to choose a particular topology for given application, mainly for on-chip clock generation for flexible electronic systems based on the requirements.","PeriodicalId":6609,"journal":{"name":"2018 International Flexible Electronics Technology Conference (IFETC)","volume":"17 1","pages":"1-6"},"PeriodicalIF":0.0000,"publicationDate":"2018-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Comparitive Study of On-Chip Clock Generators Using a-IGZO TFTs for Flexible Electronic Systems\",\"authors\":\"Nishtha Wadhwa, J. Martins, P. Bahubalindruni, Sujay Deb, P. Barquinha\",\"doi\":\"10.1109/IFETC.2018.8583926\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a comparitive study of ring oscillators (RO) using amorphous Indium Gallium Zinc Oxide (a-IGZO) thin-film transistors (TFTs) to implement on-chip clock generator for flexible electronic systems. A five-stage RO has been implemented with different inverter topologies using IGZO TFTs, which includes Diode connected load, Capacitive bootstrapping (BS), Pseudo-CMOS and Pseudo-CMOS bootstrapping architectures. These topologies have been simulated using in-house IGZO TFT models under similar conditions using different power supplies (10 V, 15 V and 20 V) in cadence environment. Among all architechtures Capacitive bootstrapping RO has ensured highest frequency of operation in the order of MHz and an output swing of 82% of VDD. Whereas, Pseudo-CMOS based RO provides the lowest power consumption in the order of μW with an output swing of 57% of VDD. On the other hand, the combination of Pseudo CMOS and bootstrapping has ensured highest voltage swing of 95% of VDD. In terms of power delay product (PDP) BS RO is superior with respect to other topologies. This work provides a clear insight to the designer to choose a particular topology for given application, mainly for on-chip clock generation for flexible electronic systems based on the requirements.\",\"PeriodicalId\":6609,\"journal\":{\"name\":\"2018 International Flexible Electronics Technology Conference (IFETC)\",\"volume\":\"17 1\",\"pages\":\"1-6\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Flexible Electronics Technology Conference (IFETC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IFETC.2018.8583926\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Flexible Electronics Technology Conference (IFETC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IFETC.2018.8583926","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文对采用非晶铟镓锌氧化物(a- igzo)薄膜晶体管(TFTs)实现柔性电子系统片上时钟发生器的环形振荡器(RO)进行了比较研究。采用IGZO TFTs实现了不同逆变器拓扑的五级RO,包括二极管连接负载、电容式自举(BS)、伪cmos和伪cmos自举架构。这些拓扑已经在类似条件下使用不同电源(10v, 15v和20v)在节奏环境中使用内部IGZO TFT模型进行了模拟。在所有架构中,电容式自启动RO确保了MHz数量级的最高工作频率和VDD的82%的输出摆幅。而基于伪cmos的RO功耗最低,为μW量级,输出摆幅为VDD的57%。另一方面,伪CMOS和自举的结合保证了VDD 95%的最高电压摆幅。在功率延迟积(PDP)方面,bsro相对于其他拓扑结构具有优势。这项工作为设计人员为给定应用选择特定拓扑提供了清晰的见解,主要用于基于要求的柔性电子系统的片上时钟生成。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Comparitive Study of On-Chip Clock Generators Using a-IGZO TFTs for Flexible Electronic Systems
This paper presents a comparitive study of ring oscillators (RO) using amorphous Indium Gallium Zinc Oxide (a-IGZO) thin-film transistors (TFTs) to implement on-chip clock generator for flexible electronic systems. A five-stage RO has been implemented with different inverter topologies using IGZO TFTs, which includes Diode connected load, Capacitive bootstrapping (BS), Pseudo-CMOS and Pseudo-CMOS bootstrapping architectures. These topologies have been simulated using in-house IGZO TFT models under similar conditions using different power supplies (10 V, 15 V and 20 V) in cadence environment. Among all architechtures Capacitive bootstrapping RO has ensured highest frequency of operation in the order of MHz and an output swing of 82% of VDD. Whereas, Pseudo-CMOS based RO provides the lowest power consumption in the order of μW with an output swing of 57% of VDD. On the other hand, the combination of Pseudo CMOS and bootstrapping has ensured highest voltage swing of 95% of VDD. In terms of power delay product (PDP) BS RO is superior with respect to other topologies. This work provides a clear insight to the designer to choose a particular topology for given application, mainly for on-chip clock generation for flexible electronic systems based on the requirements.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信