F. Kurokawa, K. Kajiwara, Y. Shibata, Y. Yamabe, T. Tanaka, K. Hirose
{"title":"采用FPGA延时电路和简单的模数转换器设计了一种新型数字峰值电流模式DC-DC变换器","authors":"F. Kurokawa, K. Kajiwara, Y. Shibata, Y. Yamabe, T. Tanaka, K. Hirose","doi":"10.1109/ECCE.2012.6342608","DOIUrl":null,"url":null,"abstract":"This paper presents a new digital peak current mode dc-dc converter using a FPGA delay circuit and a simple A-D converter. The peak current detection circuit is only composed of RC integrator and field programmable gate array (FPGA) delay circuit. The sampling point of detected current is changed by the feedback value of output voltage. The RC integrator is performed as the A-D converter for the current. The proposed method can detect the peak point of current in real time and shows a superior transient response. As a result, the convergence time and undershoot of output voltage are suppressed to one third and one fourth, respectively.","PeriodicalId":6401,"journal":{"name":"2012 IEEE Energy Conversion Congress and Exposition (ECCE)","volume":"19 1","pages":"1698-1702"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"A new digital peak current mode DC-DC converter using FPGA delay circuit and simple A-D converter\",\"authors\":\"F. Kurokawa, K. Kajiwara, Y. Shibata, Y. Yamabe, T. Tanaka, K. Hirose\",\"doi\":\"10.1109/ECCE.2012.6342608\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a new digital peak current mode dc-dc converter using a FPGA delay circuit and a simple A-D converter. The peak current detection circuit is only composed of RC integrator and field programmable gate array (FPGA) delay circuit. The sampling point of detected current is changed by the feedback value of output voltage. The RC integrator is performed as the A-D converter for the current. The proposed method can detect the peak point of current in real time and shows a superior transient response. As a result, the convergence time and undershoot of output voltage are suppressed to one third and one fourth, respectively.\",\"PeriodicalId\":6401,\"journal\":{\"name\":\"2012 IEEE Energy Conversion Congress and Exposition (ECCE)\",\"volume\":\"19 1\",\"pages\":\"1698-1702\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-11-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Energy Conversion Congress and Exposition (ECCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCE.2012.6342608\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Energy Conversion Congress and Exposition (ECCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCE.2012.6342608","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A new digital peak current mode DC-DC converter using FPGA delay circuit and simple A-D converter
This paper presents a new digital peak current mode dc-dc converter using a FPGA delay circuit and a simple A-D converter. The peak current detection circuit is only composed of RC integrator and field programmable gate array (FPGA) delay circuit. The sampling point of detected current is changed by the feedback value of output voltage. The RC integrator is performed as the A-D converter for the current. The proposed method can detect the peak point of current in real time and shows a superior transient response. As a result, the convergence time and undershoot of output voltage are suppressed to one third and one fourth, respectively.