Jaehong Jung, Seunghyun Oh, Joo-Myoung Kim, Gihyeok Ha, Jinhyeon Lee, Seungjin Kim, Euiyoung Park, Jaehoon Lee, Yelim Yoon, Seung-Jun Bae, Won-Woong Kim, Yong Lim, Kyungsoo Lee, Junho Huh, Jongwoo Lee, T. B. Cho
{"title":"一种基于单晶振荡器的时钟管理IC,具有18倍启动时间缩短和0.68ppm/ºC占空比机器学习的RCO校准","authors":"Jaehong Jung, Seunghyun Oh, Joo-Myoung Kim, Gihyeok Ha, Jinhyeon Lee, Seungjin Kim, Euiyoung Park, Jaehoon Lee, Yelim Yoon, Seung-Jun Bae, Won-Woong Kim, Yong Lim, Kyungsoo Lee, Junho Huh, Jongwoo Lee, T. B. Cho","doi":"10.1109/ISSCC42614.2022.9731781","DOIUrl":null,"url":null,"abstract":"The conventional cellular mobile device needs a tens-of-MHz main crystal oscillator (XO) and 32.768kHz real-time clock (RTC) XO for RF ultra-low-jitter PLLs and sleep operation, respectively. To minimize BoM cost and PCB area by reducing the number of crystals, the low-power main XO with a fractional divider (DIV.) in [1] is reported for the RTC. However, the high-power-consuming start-up operation for high-Q-factor main XO is inevitable. The on-chip RC oscillator (RCO) can be an alternative to the RTC XO due to its compact area and excellent stability over process, voltage, and temperature (PVT) variation. To improve the temperature sensitivity of the RCO, the two-point trimming using the resistors having the opposite temperature coefficient (TC) is employed in [2], but the accuracy is limited to 20ppm/ºC due to the $1^{\\text{st}}$ -order compensation. The RCOs using high-resolution temperature-sensor units (TSUs) in [3], [4] can improve the TC up to <10ppm/ºC. However, the TSU requires a large area and an external FPGA to address complex digital signals. In addition, the previous approaches of [2]–[4] can be applied only to the limited processes providing a negative TC resistor. The main XO should accomplish ultra-low jitter for the RF PLLs (i.e $< 100{\\text{fs}}_{\\text{rms}})$, but it causes long start-up time due to a large swing of the XO. Consequently, the system stand-by power is increased. Although a precisely timed energy injection in [5] can effectively reduce the start-up time, it is only applicable when the clock swing is small (0.32V). The 2-step injection technique [6] can improve the start-up time of the XO close to the theoretical limit even with large swing, but the short-circuit current of the buffer for a reference clock of the PLL restricts the start-up energy reduction (3.4×).","PeriodicalId":6830,"journal":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","volume":"2 1","pages":"58-60"},"PeriodicalIF":0.0000,"publicationDate":"2022-02-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A Single-Crystal-Oscillator-Based Clock-Management IC with 18× Start-Up Time Reduction and 0.68ppm/ºC Duty-Cycled Machine-Learning-Based RCO Calibration\",\"authors\":\"Jaehong Jung, Seunghyun Oh, Joo-Myoung Kim, Gihyeok Ha, Jinhyeon Lee, Seungjin Kim, Euiyoung Park, Jaehoon Lee, Yelim Yoon, Seung-Jun Bae, Won-Woong Kim, Yong Lim, Kyungsoo Lee, Junho Huh, Jongwoo Lee, T. B. Cho\",\"doi\":\"10.1109/ISSCC42614.2022.9731781\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The conventional cellular mobile device needs a tens-of-MHz main crystal oscillator (XO) and 32.768kHz real-time clock (RTC) XO for RF ultra-low-jitter PLLs and sleep operation, respectively. To minimize BoM cost and PCB area by reducing the number of crystals, the low-power main XO with a fractional divider (DIV.) in [1] is reported for the RTC. However, the high-power-consuming start-up operation for high-Q-factor main XO is inevitable. The on-chip RC oscillator (RCO) can be an alternative to the RTC XO due to its compact area and excellent stability over process, voltage, and temperature (PVT) variation. To improve the temperature sensitivity of the RCO, the two-point trimming using the resistors having the opposite temperature coefficient (TC) is employed in [2], but the accuracy is limited to 20ppm/ºC due to the $1^{\\\\text{st}}$ -order compensation. The RCOs using high-resolution temperature-sensor units (TSUs) in [3], [4] can improve the TC up to <10ppm/ºC. However, the TSU requires a large area and an external FPGA to address complex digital signals. In addition, the previous approaches of [2]–[4] can be applied only to the limited processes providing a negative TC resistor. The main XO should accomplish ultra-low jitter for the RF PLLs (i.e $< 100{\\\\text{fs}}_{\\\\text{rms}})$, but it causes long start-up time due to a large swing of the XO. Consequently, the system stand-by power is increased. Although a precisely timed energy injection in [5] can effectively reduce the start-up time, it is only applicable when the clock swing is small (0.32V). The 2-step injection technique [6] can improve the start-up time of the XO close to the theoretical limit even with large swing, but the short-circuit current of the buffer for a reference clock of the PLL restricts the start-up energy reduction (3.4×).\",\"PeriodicalId\":6830,\"journal\":{\"name\":\"2022 IEEE International Solid- State Circuits Conference (ISSCC)\",\"volume\":\"2 1\",\"pages\":\"58-60\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-02-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Solid- State Circuits Conference (ISSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC42614.2022.9731781\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC42614.2022.9731781","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Single-Crystal-Oscillator-Based Clock-Management IC with 18× Start-Up Time Reduction and 0.68ppm/ºC Duty-Cycled Machine-Learning-Based RCO Calibration
The conventional cellular mobile device needs a tens-of-MHz main crystal oscillator (XO) and 32.768kHz real-time clock (RTC) XO for RF ultra-low-jitter PLLs and sleep operation, respectively. To minimize BoM cost and PCB area by reducing the number of crystals, the low-power main XO with a fractional divider (DIV.) in [1] is reported for the RTC. However, the high-power-consuming start-up operation for high-Q-factor main XO is inevitable. The on-chip RC oscillator (RCO) can be an alternative to the RTC XO due to its compact area and excellent stability over process, voltage, and temperature (PVT) variation. To improve the temperature sensitivity of the RCO, the two-point trimming using the resistors having the opposite temperature coefficient (TC) is employed in [2], but the accuracy is limited to 20ppm/ºC due to the $1^{\text{st}}$ -order compensation. The RCOs using high-resolution temperature-sensor units (TSUs) in [3], [4] can improve the TC up to <10ppm/ºC. However, the TSU requires a large area and an external FPGA to address complex digital signals. In addition, the previous approaches of [2]–[4] can be applied only to the limited processes providing a negative TC resistor. The main XO should accomplish ultra-low jitter for the RF PLLs (i.e $< 100{\text{fs}}_{\text{rms}})$, but it causes long start-up time due to a large swing of the XO. Consequently, the system stand-by power is increased. Although a precisely timed energy injection in [5] can effectively reduce the start-up time, it is only applicable when the clock swing is small (0.32V). The 2-step injection technique [6] can improve the start-up time of the XO close to the theoretical limit even with large swing, but the short-circuit current of the buffer for a reference clock of the PLL restricts the start-up energy reduction (3.4×).